summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2017-10-12 18:03:21 +0530
committerAaron Durbin <adurbin@chromium.org>2017-10-18 01:14:04 +0000
commitcaca9c7c62245add094e75288136a9436dbadfc2 (patch)
treea0f1e697a1b87f95c5e4b14bc2791b607bff9f53 /src/soc/intel
parent47569cf3a9be5d42a75c932d4148fa20c2d8b475 (diff)
downloadcoreboot-caca9c7c62245add094e75288136a9436dbadfc2.tar.xz
soc/intel/cannonlake: Calculate soc reserved memory size
This patch implements soc override function to calculate reserve memory size (PRMRR, ME stolen, PTT etc). System memory should reserve those memory ranges. BRANCH=none BUG=b:63974384 TEST=Ensures DRAM based resource allocation has taken care of intel soc reserved ranges. Change-Id: I3052a255c4496dc81c8dfc6882d3ad504abae9c6 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/21986 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Lijian Zhao <lijian.zhao@intel.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/cannonlake/memmap.c15
1 files changed, 15 insertions, 0 deletions
diff --git a/src/soc/intel/cannonlake/memmap.c b/src/soc/intel/cannonlake/memmap.c
index c14ccd712f..8cf74c5585 100644
--- a/src/soc/intel/cannonlake/memmap.c
+++ b/src/soc/intel/cannonlake/memmap.c
@@ -256,6 +256,21 @@ static uintptr_t calculate_dram_base(size_t *reserved_mem_size)
return dram_base;
}
+/*
+ * SoC implementation
+ *
+ * SoC call to summarize all Intel Reserve MMIO size and report to SA
+ */
+size_t soc_reserved_mmio_size(void)
+{
+ size_t chipset_mem_size;
+
+ calculate_dram_base(&chipset_mem_size);
+
+ /* Get Intel Reserved Memory Range Size */
+ return chipset_mem_size;
+}
+
/* Fill up memory layout information */
void fill_soc_memmap_ebda(struct ebda_config *cfg)
{