summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorMichael Niewöhner <foss@mniewoehner.de>2020-09-27 17:55:22 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-09-29 06:01:34 +0000
commit8e60571f6e751547a10a9db42817be404278bd01 (patch)
tree4538c2ab7d7695bd87612575c527b619b4655563 /src/soc/intel
parentc88a4794c8d7336495785ab2d55e219caf5173a9 (diff)
downloadcoreboot-8e60571f6e751547a10a9db42817be404278bd01.tar.xz
mb/clevo/cml-u: drop PcieRpSlotImplemented for card reader
PcieRpSlotImplemented should only be set to 1 for PCIe ports implementing a PCIe slot. Drop it for the on-board card reader. Change-Id: I22628b4d4a7e317a01e46a61b5cd7bb9ebf548a0 Signed-off-by: Michael Niewöhner <foss@mniewoehner.de> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45776 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Felix Singer <felixsinger@posteo.net> Reviewed-by: Angel Pons <th3fanbus@gmail.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions