summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-10-27 18:52:34 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-11-16 10:26:32 +0000
commit55d6238fa6cd6297a4bad5c34b6618d52e848618 (patch)
treeb464dd8344cb898a0267559f26e4cea522ee9e38 /src/soc/intel
parent52fdc050139649ce17df82e98e59e78e79418801 (diff)
downloadcoreboot-55d6238fa6cd6297a4bad5c34b6618d52e848618.tar.xz
src: Remove unneeded include <cbfs.h>
Change-Id: Iab0bd1c5482331a0c048a05ab806bf5c4dbda780 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/29303 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/apollolake/romstage.c1
-rw-r--r--src/soc/intel/baytrail/romstage/romstage.c1
-rw-r--r--src/soc/intel/braswell/acpi.c1
-rw-r--r--src/soc/intel/broadwell/romstage/romstage.c1
-rw-r--r--src/soc/intel/common/vbt.c1
-rw-r--r--src/soc/intel/denverton_ns/memmap.c1
6 files changed, 0 insertions, 6 deletions
diff --git a/src/soc/intel/apollolake/romstage.c b/src/soc/intel/apollolake/romstage.c
index c20097e5d1..4f4f9f53c5 100644
--- a/src/soc/intel/apollolake/romstage.c
+++ b/src/soc/intel/apollolake/romstage.c
@@ -22,7 +22,6 @@
#include <arch/symbols.h>
#include <assert.h>
#include <bootmode.h>
-#include <cbfs.h>
#include <cbmem.h>
#include <cf9_reset.h>
#include <console/console.h>
diff --git a/src/soc/intel/baytrail/romstage/romstage.c b/src/soc/intel/baytrail/romstage/romstage.c
index af67434a92..18c9353d10 100644
--- a/src/soc/intel/baytrail/romstage/romstage.c
+++ b/src/soc/intel/baytrail/romstage/romstage.c
@@ -18,7 +18,6 @@
#include <arch/io.h>
#include <arch/early_variables.h>
#include <console/console.h>
-#include <cbfs.h>
#include <cbmem.h>
#include <cpu/x86/mtrr.h>
#if IS_ENABLED(CONFIG_EC_GOOGLE_CHROMEEC)
diff --git a/src/soc/intel/braswell/acpi.c b/src/soc/intel/braswell/acpi.c
index f402f54c66..820e56a6f7 100644
--- a/src/soc/intel/braswell/acpi.c
+++ b/src/soc/intel/braswell/acpi.c
@@ -20,7 +20,6 @@
#include <arch/cpu.h>
#include <arch/io.h>
#include <arch/smp/mpspec.h>
-#include <cbfs.h>
#include <cbmem.h>
#include <console/console.h>
#include <cpu/intel/turbo.h>
diff --git a/src/soc/intel/broadwell/romstage/romstage.c b/src/soc/intel/broadwell/romstage/romstage.c
index cc8bf5d69c..b15057484c 100644
--- a/src/soc/intel/broadwell/romstage/romstage.c
+++ b/src/soc/intel/broadwell/romstage/romstage.c
@@ -20,7 +20,6 @@
#include <arch/early_variables.h>
#include <bootmode.h>
#include <console/console.h>
-#include <cbfs.h>
#include <cbmem.h>
#include <cpu/x86/mtrr.h>
#include <elog.h>
diff --git a/src/soc/intel/common/vbt.c b/src/soc/intel/common/vbt.c
index 3dd46fb5f8..0bc3039064 100644
--- a/src/soc/intel/common/vbt.c
+++ b/src/soc/intel/common/vbt.c
@@ -13,7 +13,6 @@
* GNU General Public License for more details.
*/
-#include <cbfs.h>
#include <arch/acpi.h>
#include <bootmode.h>
#include <bootstate.h>
diff --git a/src/soc/intel/denverton_ns/memmap.c b/src/soc/intel/denverton_ns/memmap.c
index 21e069fc95..a42d861420 100644
--- a/src/soc/intel/denverton_ns/memmap.c
+++ b/src/soc/intel/denverton_ns/memmap.c
@@ -15,7 +15,6 @@
*/
#include <arch/io.h>
-#include <cbfs.h>
#include <cbmem.h>
#include <assert.h>
#include <device/device.h>