summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorNico Huber <nico.h@gmx.de>2018-05-27 14:37:32 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-06-04 08:21:56 +0000
commit089b9089c111da9175d87c4f2671ba8ebe353b4b (patch)
treeba0def7c46a1cd0675334bda6ad1901e7992b412 /src/soc/intel
parent36ec3e9ba1b89416d87426eabe496d67dbb2cdbf (diff)
downloadcoreboot-089b9089c111da9175d87c4f2671ba8ebe353b4b.tar.xz
nb/intel: Use postcar_frame_add_romcache()
Change-Id: I0729ca4cdad7d2218c1e1feae5cd38dda6d4e11e Signed-off-by: Nico Huber <nico.h@gmx.de> Reviewed-on: https://review.coreboot.org/26579 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/intel')
0 files changed, 0 insertions, 0 deletions