summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2017-05-11 20:27:27 +0530
committerAaron Durbin <adurbin@chromium.org>2017-05-22 18:11:56 +0200
commit2d689f9e0d281b7ebe99340731511b51d9af21cc (patch)
tree340ca8198f668139786f92125a2d067c79d284d4 /src/soc/intel
parent4bbfe57959e4dcd66528b9c906e3c1b877d1bcbc (diff)
downloadcoreboot-2d689f9e0d281b7ebe99340731511b51d9af21cc.tar.xz
soc/intel/common: Add Intel PCIe common code
Add PCIe code support under soc/intel/common/block to initialize PCIe controller, allocate resources and configure L1 substate latency. Change-Id: I0c374317a3fe0be0bb1c5d9b16fcbc5cad83ca42 Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/19665 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/common/block/pcie/Kconfig11
-rw-r--r--src/soc/intel/common/block/pcie/Makefile.inc1
-rw-r--r--src/soc/intel/common/block/pcie/pcie.c149
3 files changed, 161 insertions, 0 deletions
diff --git a/src/soc/intel/common/block/pcie/Kconfig b/src/soc/intel/common/block/pcie/Kconfig
new file mode 100644
index 0000000000..c30d07e51e
--- /dev/null
+++ b/src/soc/intel/common/block/pcie/Kconfig
@@ -0,0 +1,11 @@
+config SOC_INTEL_COMMON_BLOCK_PCIE
+ bool
+ help
+ Intel Processor common PCIE support
+
+config PCIE_DEBUG_INFO
+ bool
+ help
+ Enable debug logs in PCIe module. Allows debug information on memory
+ base and limit, prefetchable memory base and limit, prefetchable memory
+ base upper 32 bits and prefetchable memory limit upper 32 bits.
diff --git a/src/soc/intel/common/block/pcie/Makefile.inc b/src/soc/intel/common/block/pcie/Makefile.inc
new file mode 100644
index 0000000000..ac311a7abd
--- /dev/null
+++ b/src/soc/intel/common/block/pcie/Makefile.inc
@@ -0,0 +1 @@
+ramstage-$(CONFIG_SOC_INTEL_COMMON_BLOCK_PCIE) += pcie.c
diff --git a/src/soc/intel/common/block/pcie/pcie.c b/src/soc/intel/common/block/pcie/pcie.c
new file mode 100644
index 0000000000..dfc92fed27
--- /dev/null
+++ b/src/soc/intel/common/block/pcie/pcie.c
@@ -0,0 +1,149 @@
+/*
+ * This file is part of the coreboot project.
+ *
+ * Copyright (C) 2017 Intel Corporation.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; version 2 of the License.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <console/console.h>
+#include <device/pci.h>
+#include <device/pciexp.h>
+#include <device/pci_def.h>
+#include <device/pci_ids.h>
+
+#define CACHE_LINE_SIZE 0x10
+/* Latency tolerance reporting, max non-snoop latency value 3.14ms */
+#define PCIE_LTR_MAX_NO_SNOOP_LATENCY_VALUE 0x1003
+/* Latency tolerance reporting, max snoop latency value 3.14ms */
+#define PCIE_LTR_MAX_SNOOP_LATENCY_VALUE 0x1003
+
+static void pch_pcie_init(struct device *dev)
+{
+ u16 reg16;
+
+ printk(BIOS_DEBUG, "Initializing PCH PCIe bridge.\n");
+
+ /* Enable SERR */
+ pci_or_config32(dev, PCI_COMMAND, PCI_COMMAND_SERR);
+
+ /* Enable Bus Master */
+ pci_or_config32(dev, PCI_COMMAND, PCI_COMMAND_MASTER);
+
+ /* Set Cache Line Size to 0x10 */
+ pci_write_config8(dev, PCI_CACHE_LINE_SIZE, CACHE_LINE_SIZE);
+
+ /* disable parity error response, enable ISA */
+ pci_update_config16(dev, PCI_BRIDGE_CONTROL, ~1, 1<<2);
+
+ if (IS_ENABLED(CONFIG_PCIE_DEBUG_INFO)) {
+ printk(BIOS_SPEW, " MBL = 0x%08x\n",
+ pci_read_config32(dev, PCI_MEMORY_BASE));
+ printk(BIOS_SPEW, " PMBL = 0x%08x\n",
+ pci_read_config32(dev, PCI_PREF_MEMORY_BASE));
+ printk(BIOS_SPEW, " PMBU32 = 0x%08x\n",
+ pci_read_config32(dev, PCI_PREF_BASE_UPPER32));
+ printk(BIOS_SPEW, " PMLU32 = 0x%08x\n",
+ pci_read_config32(dev, PCI_PREF_LIMIT_UPPER32));
+ }
+
+ /* Clear errors in status registers */
+ reg16 = pci_read_config16(dev, PCI_STATUS);
+ pci_write_config16(dev, PCI_STATUS, reg16);
+ reg16 = pci_read_config16(dev, PCI_SEC_STATUS);
+ pci_write_config16(dev, PCI_SEC_STATUS, reg16);
+}
+
+static void pcie_set_L1_ss_max_latency(device_t dev, unsigned int offset)
+{
+ /* Set max snoop and non-snoop latency for the SOC */
+ pci_write_config32(dev, offset,
+ PCIE_LTR_MAX_NO_SNOOP_LATENCY_VALUE << 16 |
+ PCIE_LTR_MAX_SNOOP_LATENCY_VALUE);
+}
+
+static struct pci_operations pcie_ops = {
+ .set_L1_ss_latency = pcie_set_L1_ss_max_latency,
+};
+
+static struct device_operations device_ops = {
+ .read_resources = pci_bus_read_resources,
+ .set_resources = pci_dev_set_resources,
+ .enable_resources = pci_bus_enable_resources,
+ .init = pch_pcie_init,
+ .scan_bus = pciexp_scan_bridge,
+ .ops_pci = &pcie_ops,
+};
+
+static const unsigned short pcie_device_ids[] = {
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP1,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP2,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP3,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP4,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP5,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP6,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP7,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP8,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP9,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP10,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP11,
+ PCI_DEVICE_ID_INTEL_SPT_LP_PCIE_RP12,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP1,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP2,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP3,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP4,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP5,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP6,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP7,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP8,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP9,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP10,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP11,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP12,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP13,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP14,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP15,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP16,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP17,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP18,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP19,
+ PCI_DEVICE_ID_INTEL_SPT_H_PCIE_RP20,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP1,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP2,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP3,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP4,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP5,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP6,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP7,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP8,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP9,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP10,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP11,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP12,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP13,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP14,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP15,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP16,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP17,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP18,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP19,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP20,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP21,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP22,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP23,
+ PCI_DEVICE_ID_INTEL_KBP_H_PCIE_RP24,
+ 0
+};
+
+static const struct pci_driver pch_pcie __pci_driver = {
+ .ops = &device_ops,
+ .vendor = PCI_VENDOR_ID_INTEL,
+ .devices = pcie_device_ids,
+};