summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorMaulik V Vaghela <maulik.v.vaghela@intel.com>2020-03-17 16:58:02 +0530
committerPatrick Georgi <pgeorgi@google.com>2020-03-18 16:52:48 +0000
commit7eeaeeecc590d22a8f51175ba07cf2cfade19bfc (patch)
tree363f9e1effd489aa79756c6688cf3cca893ff799 /src/soc/intel
parent11637452cc093a64e078edebe1d6e18b462c3757 (diff)
downloadcoreboot-7eeaeeecc590d22a8f51175ba07cf2cfade19bfc.tar.xz
soc/intel/tigerlake: Correct number of gpio group for Jasper Lake
Correct number of gpio pad group for Jasper Lake SoC. BUG=None BRANCH=None Test=Code compilation for Jasper Lake RVP Change-Id: I381d0e48430e933569a3b22b66b4e6077383e9e2 Signed-off-by: Maulik V Vaghela <maulik.v.vaghela@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/39604 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/tigerlake/include/soc/gpio_soc_defs_jsl.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/tigerlake/include/soc/gpio_soc_defs_jsl.h b/src/soc/intel/tigerlake/include/soc/gpio_soc_defs_jsl.h
index 6cfb1873cb..2ee52b260f 100644
--- a/src/soc/intel/tigerlake/include/soc/gpio_soc_defs_jsl.h
+++ b/src/soc/intel/tigerlake/include/soc/gpio_soc_defs_jsl.h
@@ -34,7 +34,7 @@
#define GPP_GPD 0xA
#define GPP_E 0xD
-#define GPIO_NUM_GROUPS 11
+#define GPIO_NUM_GROUPS 12
#define GPIO_MAX_NUM_PER_GROUP 24
/*