diff options
| author | Furquan Shaikh <furquan@chromium.org> | 2017-10-25 09:52:53 -0700 |
|---|---|---|
| committer | Furquan Shaikh <furquan@google.com> | 2017-10-25 17:12:40 +0000 |
| commit | f5e8fe5d95844cafc100b409cea1f15e62a51e9c (patch) | |
| tree | fd3ad9ad6dc2a95ef3e6721cd1222ed963913d77 /src/soc/intel | |
| parent | af8839888758d25943fbc64eea29b18634a41c4f (diff) | |
| download | coreboot-f5e8fe5d95844cafc100b409cea1f15e62a51e9c.tar.xz | |
soc/intel/apollolake: Fix broken GNVS offset for chromeos
Change 03a235(soc/intel/apollolake: Add GNVS variables and include SGX
ASL) added new GNVS variables but did not adjust the unused array size
and thus broke chromeos offset.
This change fixes the above issue by reducing the size of unused array.
BUG=b:68254376
TEST=Verified that chromeos offset is correct. crossystem is able to
read all variables.
Change-Id: I279bfc4c702e46b88c1c7a067a24326ff8fed368
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: https://review.coreboot.org/22177
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/intel')
| -rw-r--r-- | src/soc/intel/apollolake/include/soc/nvs.h | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/intel/apollolake/include/soc/nvs.h b/src/soc/intel/apollolake/include/soc/nvs.h index dd0746b1dd..2c9a4b5a54 100644 --- a/src/soc/intel/apollolake/include/soc/nvs.h +++ b/src/soc/intel/apollolake/include/soc/nvs.h @@ -47,7 +47,7 @@ typedef struct global_nvs_t { uint8_t ecps; /* 0x2C - SGX Enabled status */ uint64_t emna; /* 0x2D - 0x34 EPC base address */ uint64_t elng; /* 0x35 - 0x3C EPC Length */ - uint8_t unused[212]; + uint8_t unused[195]; /* ChromeOS specific (0x100 - 0xfff) */ chromeos_acpi_t chromeos; |