summaryrefslogtreecommitdiff
path: root/src/soc/intel
diff options
context:
space:
mode:
authorLee Leahy <leroy.p.leahy@intel.com>2017-03-09 09:50:28 -0800
committerMartin Roth <martinroth@google.com>2017-03-13 17:42:02 +0100
commit1d20fe77cb854db420d46bb39b01b53e1e02d37c (patch)
tree53b5d8d0ded6d51b4707733ad4044185eedb32ed /src/soc/intel
parent320b7ca44b0d18d97ac226b5fb63b6763ee6ac7c (diff)
downloadcoreboot-1d20fe77cb854db420d46bb39b01b53e1e02d37c.tar.xz
soc/intel/apollolake: Indent code using tabs
Fix the following error and warnings detected by checkpatch.pl: ERROR: code indent should use tabs where possible WARNING: please, no spaces at the start of a line WARNING: please, no space before tabs TEST=Build for reef Change-Id: Id7a758463b95274c5e8bbdd67da0955f1ae78aac Signed-off-by: Lee Leahy <leroy.p.leahy@intel.com> Reviewed-on: https://review.coreboot.org/18721 Reviewed-by: Philippe Mathieu-Daudé <philippe.mathieu.daude@gmail.com> Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/intel')
-rw-r--r--src/soc/intel/apollolake/chip.c4
-rw-r--r--src/soc/intel/apollolake/elog.c4
-rw-r--r--src/soc/intel/apollolake/flash_ctrlr.c2
-rw-r--r--src/soc/intel/apollolake/include/soc/pm.h4
-rw-r--r--src/soc/intel/apollolake/tsc_freq.c4
5 files changed, 9 insertions, 9 deletions
diff --git a/src/soc/intel/apollolake/chip.c b/src/soc/intel/apollolake/chip.c
index 61ffc38a90..9ac047e142 100644
--- a/src/soc/intel/apollolake/chip.c
+++ b/src/soc/intel/apollolake/chip.c
@@ -129,7 +129,7 @@ struct pci_operations soc_pci_ops = {
static void pci_domain_set_resources(device_t dev)
{
- assign_resources(dev->link_list);
+ assign_resources(dev->link_list);
}
static struct device_operations pci_domain_ops = {
@@ -448,7 +448,7 @@ static void parse_devicetree(FSP_S_CONFIG *silconfig)
void platform_fsp_silicon_init_params_cb(FSPS_UPD *silupd)
{
- FSP_S_CONFIG *silconfig = &silupd->FspsConfig;
+ FSP_S_CONFIG *silconfig = &silupd->FspsConfig;
static struct soc_intel_apollolake_config *cfg;
uint8_t port;
diff --git a/src/soc/intel/apollolake/elog.c b/src/soc/intel/apollolake/elog.c
index 0dd44c2e7d..4c4f197cfe 100644
--- a/src/soc/intel/apollolake/elog.c
+++ b/src/soc/intel/apollolake/elog.c
@@ -56,8 +56,8 @@ static void pch_log_wake_source(struct chipset_power_state *ps)
if (ps->gpe0_sts[GPE0_A] & SMB_WAK_STS)
elog_add_event_wake(ELOG_WAKE_SOURCE_SMBUS, 0);
- /* ACPI Wake Event - Always Log prev_sleep_state*/
- elog_add_event_byte(ELOG_TYPE_ACPI_WAKE, ps->prev_sleep_state);
+ /* ACPI Wake Event - Always Log prev_sleep_state*/
+ elog_add_event_byte(ELOG_TYPE_ACPI_WAKE, ps->prev_sleep_state);
/* Log GPIO events in set A-D */
pch_log_gpio_gpe(ps->gpe0_sts[GPE0_A], ps->gpe0_en[GPE0_A], 0);
diff --git a/src/soc/intel/apollolake/flash_ctrlr.c b/src/soc/intel/apollolake/flash_ctrlr.c
index aec29bc399..5f7d8049b2 100644
--- a/src/soc/intel/apollolake/flash_ctrlr.c
+++ b/src/soc/intel/apollolake/flash_ctrlr.c
@@ -190,7 +190,7 @@ unsigned int spi_crop_chunk(unsigned int cmd_len, unsigned int buf_len)
/*
* Write-protection status for BIOS region (BIOS_CONTROL register):
* EISS/WPD bits 00 01 10 11
- * -- -- -- --
+ * -- -- -- --
* normal mode RO RW RO RO
* SMM mode RO RW RO RW
*/
diff --git a/src/soc/intel/apollolake/include/soc/pm.h b/src/soc/intel/apollolake/include/soc/pm.h
index 16fc1e4248..d3299b8282 100644
--- a/src/soc/intel/apollolake/include/soc/pm.h
+++ b/src/soc/intel/apollolake/include/soc/pm.h
@@ -34,8 +34,8 @@
#define PM1_EN 0x02
#define PCIEXPWAK_DIS (1 << 14)
#define RTC_EN (1 << 10)
-#define PWRBTN_EN (1 << 8)
-#define GBL_EN (1 << 5)
+#define PWRBTN_EN (1 << 8)
+#define GBL_EN (1 << 5)
#define PM1_CNT 0x04
#define SCI_EN (1 << 0)
diff --git a/src/soc/intel/apollolake/tsc_freq.c b/src/soc/intel/apollolake/tsc_freq.c
index 96c3a0a709..3bd709c03d 100644
--- a/src/soc/intel/apollolake/tsc_freq.c
+++ b/src/soc/intel/apollolake/tsc_freq.c
@@ -25,8 +25,8 @@
unsigned long tsc_freq_mhz(void)
{
- msr_t msr = rdmsr(MSR_PLATFORM_INFO);
- return (BASE_CLOCK_MHZ * ((msr.lo >> 8) & 0xff));
+ msr_t msr = rdmsr(MSR_PLATFORM_INFO);
+ return (BASE_CLOCK_MHZ * ((msr.lo >> 8) & 0xff));
}
void set_max_freq(void)