summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8173/dsi.c
diff options
context:
space:
mode:
authorHung-Te Lin <hungte@chromium.org>2019-08-07 10:15:48 +0800
committerJulius Werner <jwerner@chromium.org>2019-08-15 00:09:06 +0000
commit3b217d5c69de950fde7a15e0c3c109b40f64a9c4 (patch)
treeaecec7f685292ad8cb1ea263966083301aea835d /src/soc/mediatek/mt8173/dsi.c
parentff0945e8ec8162d463ee017a86d1423dc51dd633 (diff)
downloadcoreboot-3b217d5c69de950fde7a15e0c3c109b40f64a9c4.tar.xz
soc/mediatek: dsi: Refactor video timing calculation
The video timing should be based on PHY timing. Some values can be ignored on 8173 because of fixed values in PHY but should be calculated for newer platforms like 8183. BUG=b:80501386,b:117254947 TEST=make -j # board = oak and boots Change-Id: Id3ad2edc08787414a74188f5050460e98222caf4 Signed-off-by: Hung-Te Lin <hungte@chromium.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34772 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Julius Werner <jwerner@chromium.org>
Diffstat (limited to 'src/soc/mediatek/mt8173/dsi.c')
-rw-r--r--src/soc/mediatek/mt8173/dsi.c2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8173/dsi.c b/src/soc/mediatek/mt8173/dsi.c
index 32f4f1ce1c..b6ff0bc51f 100644
--- a/src/soc/mediatek/mt8173/dsi.c
+++ b/src/soc/mediatek/mt8173/dsi.c
@@ -122,6 +122,8 @@ void mtk_dsi_override_phy_timing(struct mtk_phy_timing *timing)
timing->da_hs_sync = 0;
timing->clk_hs_exit = 2 * lpx;
+
+ timing->d_phy = 12;
}
void mtk_dsi_pin_drv_ctrl(void)