summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8173/include
diff options
context:
space:
mode:
authorMilton Chiang <milton.chiange@mediatek.com>2015-12-15 14:18:28 +0800
committerPatrick Georgi <pgeorgi@google.com>2016-03-12 09:06:54 +0100
commite2979df3dfb80baa3cbfd41c50e34b74bc878845 (patch)
tree2c8727954f50986ae56fb19bb5bf414974de291f /src/soc/mediatek/mt8173/include
parentf059e97cc8887cc28987d92fc00604f62c456824 (diff)
downloadcoreboot-e2979df3dfb80baa3cbfd41c50e34b74bc878845.tar.xz
mediatek/mt8173: Update infracfg register map
BRANCH=none BUG=none TEST=emerge-oak coreboot Change-Id: Ifdeb686f7695fbefadc15d47e9b0c49b6b35c37d Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: 2404a31dac8c84580424fc01816669b27ddf8617 Original-Change-Id: I831d34b1bce2675caa3da8da7a214f392e561000 Original-Signed-off-by: Milton Chiang <milton.chiange@mediatek.com> Original-Reviewed-on: https://chromium-review.googlesource.com/320025 Original-Commit-Ready: Yidi Lin <yidi.lin@mediatek.com> Original-Tested-by: Yidi Lin <yidi.lin@mediatek.com> Original-Reviewed-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/13969 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/mediatek/mt8173/include')
-rw-r--r--src/soc/mediatek/mt8173/include/soc/infracfg.h81
1 files changed, 75 insertions, 6 deletions
diff --git a/src/soc/mediatek/mt8173/include/soc/infracfg.h b/src/soc/mediatek/mt8173/include/soc/infracfg.h
index 2b685967cb..12778221b4 100644
--- a/src/soc/mediatek/mt8173/include/soc/infracfg.h
+++ b/src/soc/mediatek/mt8173/include/soc/infracfg.h
@@ -21,25 +21,94 @@
struct mt8173_infracfg_regs {
u32 top_ckmuxsel;
- u32 reserved0;
+ u8 reserved0[4];
u32 top_ckdiv1;
- u32 reserved1;
+ u8 reserved1[4];
u32 top_dcmctl;
u32 top_dcmdbc;
- u32 reserved2[6];
+ u8 reserved2[24];
u32 infra_rst0;
u32 infra_rst1;
- u32 reserved3[2];
+ u8 reserved3[8];
u32 infra_pdn0;
u32 infra_pdn1;
- u32 reserved4[118];
+ u32 infra_pdn_sta;
+ u8 reserved4[4];
+ u32 infra_dcmctl;
+ u32 infra_dcmdbc;
+ u32 infra_dcmfsel;
+ u8 reserved5[20];
+ u32 devapc_pdn0;
+ u32 devapc_pdn1;
+ u32 devapc_pdn_sta;
+ u8 reserved6[4];
+ u32 trng_pdn0;
+ u32 trng_pdn1;
+ u32 trng_pdn_sta;
+ u8 reserved7[4];
+ u32 infra_pdn_sen;
+ u8 reserved8[268];
+ u32 infra_ao_mbist_delsel;
+ u32 infra_ao_mbist_bsel;
+ u32 infra_ao_mbist_cfg;
+ u32 infra_ao_mbist_fuse_sramrom;
+ u32 infra_ao_mbist_fuse_afe;
+ u32 infra_ao_mbist_holdb;
+ u32 infra_ao_mbist_mode;
+ u32 infra_ao_mbist_mon_sel;
+ u32 infra_ao_mbist_result;
+ u8 reserved9[44];
+ u32 infra_ao_mbist_fuse_mon;
+ u8 reserved10[12];
+ u32 topaxi_si0_ctl;
+ u32 topaxi_si1_ctl;
+ u8 reserved11[4];
+ u32 infra_mci_si0_ctl;
+ u32 infra_mci_si1_ctl;
+ u32 infra_mci_si2_ctl;
+ u32 infra_mci_async_ctrl;
+ u32 infra_mci_cg_mfg_sec_sta;
u32 topaxi_prot_en;
u32 topaxi_prot_sta0;
- u32 topaxi_prot_sta1; /* 0x228 */
+ u32 topaxi_prot_sta1;
+ u32 topaxi_axi_aslice_ctrl;
+ u32 infra_apb_async_sta;
+ u8 reserved12[12];
+ u32 infra_mci_trans_con_read;
+ u32 infra_mci_trans_con_write;
+ u32 infra_mci_id_remap_con;
+ u32 infra_mci_emi_trans_con;
+ u8 reserved13[196];
+ u32 cldma_map0;
+ u8 reserved14[232];
+ u32 peri_cci_sideband_con;
+ u32 mfg_cci_sideband_con;
+ u8 reserved15[248];
+ u32 infra_ao_dbg_con0;
+ u32 infra_ao_dbg_con1;
+ u32 infra_ao_dbg_con2;
+ u32 infra_ao_dbg_con3;
+ u8 reserved16[752];
+ u32 sramrom_boot_addr;
+ u32 sramrom_sec_ctrl;
+ u32 sramrom_sec_addr;
+ u32 sramrom_fpc_boot_addr;
+ u32 sramrom_fpc_boot_con;
+ u8 reserved17[236];
+ u32 infra_bonding;
+ u8 reserved18[252];
+ u32 infra_ao_scpsys_apb_async_sta;
+ u32 infra_ao_md32_tx_apb_async_sta;
+ u32 infra_ao_md32_rx_apb_async_sta;
+ u32 infra_ao_cksys_apb_async_sta;
+ u8 reserved19[1264];
+ u32 infra_misc;
+ u32 infra_acp;
};
check_member(mt8173_infracfg_regs, infra_pdn0, 0x40);
check_member(mt8173_infracfg_regs, topaxi_prot_sta1, 0x228);
+check_member(mt8173_infracfg_regs, infra_misc, 0xf00);
static struct mt8173_infracfg_regs *const mt8173_infracfg =
(void *)INFRACFG_AO_BASE;