diff options
author | Huayang Duan <huayang.duan@mediatek.com> | 2018-09-26 14:51:51 +0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2018-10-24 10:03:32 +0000 |
commit | e19d61b4e82779c4161a8433d58b2d5706f2d3e1 (patch) | |
tree | 77fc3de9d7df942aeb7ca1c7e263fda37dc214f6 /src/soc/mediatek/mt8183/Makefile.inc | |
parent | 48c24ce5eefe64b1aa82237f0a4be2772c686ef6 (diff) | |
download | coreboot-e19d61b4e82779c4161a8433d58b2d5706f2d3e1.tar.xz |
mediatek/mt8183: Initialize DRAM with a sequence in constant array
The DRAM init sequence is simply setting some values on register
for all DRAM modules, no logic involved;
so we can replace it by an array to configure easily.
BUG=b:80501386
BRANCH=none
TEST=Boots correctly on Kukui, and inits DRAM successfully with related
patches.
Change-Id: Iacd3ce909ba7a0bdf699c5bfcb2b97f383d7bb6f
Signed-off-by: Huayang Duan <huayang.duan@mediatek.com>
Reviewed-on: https://review.coreboot.org/28836
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/soc/mediatek/mt8183/Makefile.inc')
-rw-r--r-- | src/soc/mediatek/mt8183/Makefile.inc | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8183/Makefile.inc b/src/soc/mediatek/mt8183/Makefile.inc index 4a5490b64c..5650465ef3 100644 --- a/src/soc/mediatek/mt8183/Makefile.inc +++ b/src/soc/mediatek/mt8183/Makefile.inc @@ -21,6 +21,7 @@ verstage-$(CONFIG_DRIVERS_UART) += ../common/uart.c verstage-y += ../common/wdt.c romstage-y += ../common/cbmem.c emi.c +romstage-y += dramc_init_setting.c romstage-y += memory.c romstage-y += ../common/gpio.c gpio.c romstage-y += ../common/mmu_operations.c mmu_operations.c |