diff options
author | V Sowmya <v.sowmya@intel.com> | 2020-07-24 09:16:05 +0530 |
---|---|---|
committer | Subrata Banik <subrata.banik@intel.com> | 2020-08-17 05:14:23 +0000 |
commit | 6d92ab8932ee098516af3e0d208fad536f5c1c55 (patch) | |
tree | f2aac5f984f867a39038bc74e7949081aede1a6d /src/soc/mediatek/mt8183 | |
parent | 7aee5c67a11bed7ae028aac6752ed2f31868b43e (diff) | |
download | coreboot-6d92ab8932ee098516af3e0d208fad536f5c1c55.tar.xz |
mb/google/dedede: Update the SLP_Sx assertion widths and PwrCycDur
This patch updates the SLP_Sx assertion width and power cycle duration
for the dedede platforms.
Power cycle duration:
With default value,
S0->S5 -> [ ~4.2 seconds delay ] -> S5->S0
With value set to 1,
S0->S5 -> [ ~1.2 seconds delay ] -> S5->S0
BUG=b:159104150
TEST=Verified that the power cycle duration is ~1.2s with global
reset on waddledoo.
Change-Id: I7079cbd564288b5d5b69e07661434439365063d3
Signed-off-by: V Sowmya <v.sowmya@intel.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/43792
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aamir Bohra <aamir.bohra@intel.com>
Reviewed-by: Sridhar Siricilla <sridhar.siricilla@intel.com>
Reviewed-by: Maulik V Vaghela <maulik.v.vaghela@intel.com>
Reviewed-by: Ronak Kanabar <ronak.kanabar@intel.com>
Reviewed-by: Subrata Banik <subrata.banik@intel.com>
Diffstat (limited to 'src/soc/mediatek/mt8183')
0 files changed, 0 insertions, 0 deletions