summaryrefslogtreecommitdiff
path: root/src/soc/mediatek/mt8192/mt6315.c
diff options
context:
space:
mode:
authorYidi Lin <yidi.lin@mediatek.com>2021-03-11 17:31:02 +0800
committerHung-Te Lin <hungte@chromium.org>2021-03-15 02:27:57 +0000
commit2fcbebbbcde4b13df5807d771beeffb0490a9644 (patch)
treeacdf1c1bd3bfb1dead798cee3eba0ba373152576 /src/soc/mediatek/mt8192/mt6315.c
parent50c667de524339bb839de71ce0e785a1693d5de3 (diff)
downloadcoreboot-2fcbebbbcde4b13df5807d771beeffb0490a9644.tar.xz
mb/google/asurada: revise PMIC and RTC initialization
Move the initialization from bootblock to romstage for following reasons: - Follow MT8183 initialization sequence. - PMIC and RTC functions are only called after verstage. - Reduce bootblock size. - PMIC initialization setting is complex and may need to be changed by an RW firmware update. TEST=boot to kernel successfully Change-Id: I3e4c3f918639590ffc73076450235771d06aae91 Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/51409 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Xi Chen <xixi.chen@mediatek.com> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/soc/mediatek/mt8192/mt6315.c')
-rw-r--r--src/soc/mediatek/mt8192/mt6315.c5
1 files changed, 0 insertions, 5 deletions
diff --git a/src/soc/mediatek/mt8192/mt6315.c b/src/soc/mediatek/mt8192/mt6315.c
index 4f3e54c966..efb1504d5c 100644
--- a/src/soc/mediatek/mt8192/mt6315.c
+++ b/src/soc/mediatek/mt8192/mt6315.c
@@ -300,8 +300,3 @@ void mt6315_init(void)
mt6315_wdt_enable(MT6315_GPU);
mt6315_init_setting();
}
-
-void mt6315_romstage_init(void)
-{
- init_pmif_arb();
-}