summaryrefslogtreecommitdiff
path: root/src/soc/mediatek
diff options
context:
space:
mode:
authorYidi Lin <yidi.lin@mediatek.com>2020-12-02 16:43:43 +0800
committerHung-Te Lin <hungte@chromium.org>2020-12-10 03:22:01 +0000
commitc221d56478ddb1a364048ea2eb74cb26284eedf8 (patch)
treedc82e57e3bd89cf0004e511b58d5404c95e6bd44 /src/soc/mediatek
parent7ba377511420e99575b3ae74d67e2c63e7700ecd (diff)
downloadcoreboot-c221d56478ddb1a364048ea2eb74cb26284eedf8.tar.xz
soc/mediatek/mt8183: Add DRAM_DMA section
mtk_init_mcu uses DRAM_DMA section as CBFS buffer. The change "mediatek/mt8183: Remove DRAM_DMA section" is reverted for using mtk_init_mcu. On mt8173 and mt8192, this region is used by DMA hardware and is marked as non-cacheable resource. On mt8183, this region is reserved as CBFS buffer, so it is not necessary to be marked as non-cacheable resource. Change-Id: I7ce9f68883e2787ee7f3c5066f4c47c5ca315633 Signed-off-by: Yidi Lin <yidi.lin@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48232 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/soc/mediatek')
-rw-r--r--src/soc/mediatek/mt8183/include/soc/symbols.h9
-rw-r--r--src/soc/mediatek/mt8183/memlayout.ld8
2 files changed, 16 insertions, 1 deletions
diff --git a/src/soc/mediatek/mt8183/include/soc/symbols.h b/src/soc/mediatek/mt8183/include/soc/symbols.h
new file mode 100644
index 0000000000..2c281b4e6a
--- /dev/null
+++ b/src/soc/mediatek/mt8183/include/soc/symbols.h
@@ -0,0 +1,9 @@
+/* SPDX-License-Identifier: GPL-2.0-only */
+
+#ifndef _SOC_MEDIATEK_MT8183_SYMBOLS_H_
+#define _SOC_MEDIATEK_MT8183_SYMBOLS_H_
+#include <symbols.h>
+
+DECLARE_REGION(dram_dma)
+
+#endif /* _SOC_MEDIATEK_MT8183_SYMBOLS_H_ */
diff --git a/src/soc/mediatek/mt8183/memlayout.ld b/src/soc/mediatek/mt8183/memlayout.ld
index db566665c2..a549274376 100644
--- a/src/soc/mediatek/mt8183/memlayout.ld
+++ b/src/soc/mediatek/mt8183/memlayout.ld
@@ -14,6 +14,11 @@
#define DRAM_INIT_CODE(addr, size) \
REGION(dram_init_code, addr, size, 4)
+#define DRAM_DMA(addr, size) \
+ REGION(dram_dma, addr, size, 4K) \
+ _ = ASSERT(size % 4K == 0, \
+ "DRAM DMA buffer should be multiple of smallest page size (4K)!");
+
SECTIONS
{
SRAM_START(0x00100000)
@@ -37,7 +42,8 @@ SECTIONS
SRAM_L2C_END(0x00280000)
DRAM_START(0x40000000)
- POSTRAM_CBFS_CACHE(0x40000000, 2M)
+ DRAM_DMA(0x40000000, 1M)
+ POSTRAM_CBFS_CACHE(0x40100000, 1M)
RAMSTAGE(0x40200000, 256K)
BL31(0x54600000, 0x60000)