summaryrefslogtreecommitdiff
path: root/src/soc/mediatek
diff options
context:
space:
mode:
authorHsin-Hsiung Wang <hsin-hsiung.wang@mediatek.com>2019-08-29 15:41:28 +0800
committerPatrick Georgi <pgeorgi@google.com>2019-10-18 12:20:58 +0000
commit0d0b7a1a5722a6dd7a7c460ed9ebbb41c922aad7 (patch)
treef41a53c5dd94e9afc637cd291d897c9ea8a86382 /src/soc/mediatek
parent8d5313774982d9d637683ec1de0f53528aa700ee (diff)
downloadcoreboot-0d0b7a1a5722a6dd7a7c460ed9ebbb41c922aad7.tar.xz
soc/mediatek/mt8183: Allow modifying vddq voltage
DRAM DVFS needs to be calibrated with different vddq voltages to get correct parameters. A new API is added to allow changing vddq voltage. BUG=b:80501386 BRANCH=none TEST=measure vddq voltage with multimeter Change-Id: I5f0d82596a1709bf0d37885f257646133f18f210 Signed-off-by: Hsin-Hsiung Wang <hsin-hsiung.wang@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/35147 Reviewed-by: Hung-Te Lin <hungte@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/mediatek')
-rw-r--r--src/soc/mediatek/mt8183/include/soc/mt6358.h13
-rw-r--r--src/soc/mediatek/mt8183/mt6358.c95
2 files changed, 108 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8183/include/soc/mt6358.h b/src/soc/mediatek/mt8183/include/soc/mt6358.h
index 6ed654ccfd..6b74695bab 100644
--- a/src/soc/mediatek/mt8183/include/soc/mt6358.h
+++ b/src/soc/mediatek/mt8183/include/soc/mt6358.h
@@ -19,9 +19,18 @@
enum {
PMIC_SWCID = 0x000a,
PMIC_VM_MODE = 0x004e,
+ PMIC_TOP_CKPDN_CON0_SET = 0x010e,
+ PMIC_TOP_CKPDN_CON0_CLR = 0x0110,
+ PMIC_TOP_CKHWEN_CON0_SET = 0x012c,
+ PMIC_TOP_CKHWEN_CON0_CLR = 0x012e,
PMIC_TOP_RST_MISC = 0x014c,
PMIC_TOP_RST_MISC_SET = 0x014e,
PMIC_TOP_RST_MISC_CLR = 0x0150,
+ PMIC_OTP_CON0 = 0x038a,
+ PMIC_OTP_CON8 = 0x039a,
+ PMIC_OTP_CON11 = 0x03a0,
+ PMIC_OTP_CON12 = 0x03a2,
+ PMIC_OTP_CON13 = 0x03a4,
PMIC_TOP_TMA_KEY = 0x03a8,
PMIC_PWRHOLD = 0x0a08,
PMIC_CPSDSA4 = 0x0a2e,
@@ -33,7 +42,9 @@ enum {
PMIC_VDRAM1_DBG0 = 0x161e,
PMIC_VDRAM1_VOSEL = 0x1626,
PMIC_SMPS_ANA_CON0 = 0x1808,
+ PMIC_VDDQ_OP_EN = 0x1b16,
PMIC_VSIM2_ANA_CON0 = 0x1e30,
+ PMIC_VDDQ_ELR_0 = 0x1ec4,
};
struct pmic_setting {
@@ -51,5 +62,7 @@ unsigned int pmic_get_vcore_vol(void);
void pmic_set_vcore_vol(unsigned int vcore_uv);
unsigned int pmic_get_vdram1_vol(void);
void pmic_set_vdram1_vol(unsigned int vdram_uv);
+unsigned int pmic_get_vddq_vol(void);
+void pmic_set_vddq_vol(unsigned int vddq_uv);
#endif /* __SOC_MEDIATEK_MT6358_H__ */
diff --git a/src/soc/mediatek/mt8183/mt6358.c b/src/soc/mediatek/mt8183/mt6358.c
index 9ee27b958f..61b1211b8e 100644
--- a/src/soc/mediatek/mt8183/mt6358.c
+++ b/src/soc/mediatek/mt8183/mt6358.c
@@ -15,6 +15,7 @@
#include <assert.h>
#include <console/console.h>
+#include <delay.h>
#include <soc/pmic_wrap.h>
#include <soc/mt6358.h>
#include <timer.h>
@@ -752,6 +753,55 @@ static struct pmic_setting scp_setting[] = {
/* [4:4]: RG_SRCVOLTEN_LP_EN */
{0x134, 0x1, 0x1, 4},
};
+
+static const int vddq_votrim[] = {
+ 0, -10000, -20000, -30000, -40000, -50000, -60000, -70000,
+ 80000, 70000, 60000, 50000, 40000, 30000, 20000, 10000,
+};
+
+static unsigned int pmic_read_efuse(int i)
+{
+ unsigned int efuse_data = 0;
+
+ /* 1. Enable efuse ctrl engine clock */
+ pwrap_write_field(PMIC_TOP_CKHWEN_CON0_CLR, 0x1, 0x1, 2);
+ pwrap_write_field(PMIC_TOP_CKPDN_CON0_CLR, 0x1, 0x1, 4);
+
+ /* 2. */
+ pwrap_write_field(PMIC_OTP_CON11, 0x1, 0x1, 0);
+
+ /* 3. Set row to read */
+ pwrap_write_field(PMIC_OTP_CON0, i * 2, 0xFF, 0);
+
+ /* 4. Toggle RG_OTP_RD_TRIG */
+ if (pwrap_read_field(PMIC_OTP_CON8, 0x1, 0) == 0)
+ pwrap_write_field(PMIC_OTP_CON8, 0x1, 0x1, 0);
+ else
+ pwrap_write_field(PMIC_OTP_CON8, 0, 0x1, 0);
+
+ /* 5. Polling RG_OTP_RD_BUSY = 0 */
+ udelay(300);
+ while (pwrap_read_field(PMIC_OTP_CON13, 0x1, 0) == 1)
+ ;
+
+ /* 6. Read RG_OTP_DOUT_SW */
+ udelay(100);
+ efuse_data = pwrap_read_field(PMIC_OTP_CON12, 0xFFFF, 0);
+
+ /* 7. Disable efuse ctrl engine clock */
+ pwrap_write_field(PMIC_TOP_CKHWEN_CON0_SET, 0x1, 0x1, 2);
+ pwrap_write_field(PMIC_TOP_CKPDN_CON0_SET, 0x1, 0x1, 4);
+
+ return efuse_data;
+}
+
+static int pmic_get_efuse_votrim(void)
+{
+ const unsigned int cali_efuse = pmic_read_efuse(104) & 0xF;
+ assert(cali_efuse < sizeof(vddq_votrim));
+ return vddq_votrim[cali_efuse];
+}
+
void pmic_set_power_hold(bool enable)
{
pwrap_write_field(PMIC_PWRHOLD, (enable) ? 1 : 0, 0x1, 0);
@@ -847,6 +897,51 @@ void pmic_set_vdram1_vol(unsigned int vdram_uv)
pwrap_write_field(PMIC_VDRAM1_VOSEL, vol_reg, 0x7F, 0);
}
+unsigned int pmic_get_vddq_vol(void)
+{
+ int efuse_votrim;
+ unsigned int cali_trim;
+
+ if (!pwrap_read_field(PMIC_VDDQ_OP_EN, 0x1, 15))
+ return 0;
+
+ efuse_votrim = pmic_get_efuse_votrim();
+ cali_trim = pwrap_read_field(PMIC_VDDQ_ELR_0, 0xF, 0);
+ assert(cali_trim < sizeof(vddq_votrim));
+ return 600 * 1000 - efuse_votrim + vddq_votrim[cali_trim];
+}
+
+void pmic_set_vddq_vol(unsigned int vddq_uv)
+{
+ int target_mv, dram2_ori_mv, cali_offset_uv, cali_trim;
+
+ assert(vddq_uv >= 530000);
+ assert(vddq_uv <= 680000);
+
+ /* Round down to multiple of 10 */
+ target_mv = (vddq_uv / 1000) / 10 * 10;
+
+ dram2_ori_mv = 600 - pmic_get_efuse_votrim() / 1000;
+ cali_offset_uv = 1000 * (target_mv - dram2_ori_mv);
+
+ if (cali_offset_uv >= 80000)
+ cali_trim = 8;
+ else if (cali_offset_uv <= -70000)
+ cali_trim = 7;
+ else {
+ cali_trim = 0;
+ while (cali_trim < sizeof(vddq_votrim) &&
+ vddq_votrim[cali_trim] != cali_offset_uv)
+ ++cali_trim;
+ assert(cali_trim < sizeof(vddq_votrim));
+ }
+
+ pwrap_write_field(PMIC_TOP_TMA_KEY, 0x9CA7, 0xFFFF, 0);
+ pwrap_write_field(PMIC_VDDQ_ELR_0, cali_trim, 0xF, 0);
+ pwrap_write_field(PMIC_TOP_TMA_KEY, 0, 0xFFFF, 0);
+ udelay(1);
+}
+
static void pmic_wdt_set(void)
{
/* [5]=1, RG_WDTRSTB_DEB */