summaryrefslogtreecommitdiff
path: root/src/soc/nvidia/tegra210
diff options
context:
space:
mode:
authorStefan Reinauer <stefan.reinauer@coreboot.org>2015-07-09 00:17:02 +0200
committerStefan Reinauer <stefan.reinauer@coreboot.org>2015-07-13 10:23:19 +0200
commit2687d934baa036c16d441375ff3a315a0803030e (patch)
treedfaac89173d93946b7c4a1af21ae54da5447b7f8 /src/soc/nvidia/tegra210
parent739a6adbfb5cceb138719f079205067b73d2a806 (diff)
downloadcoreboot-2687d934baa036c16d441375ff3a315a0803030e.tar.xz
tegra210: Fix coding style in clock.c
Change-Id: I1a8ce0b8ec291a5ddd8fdefcda24842e2a3c692d Signed-off-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Reviewed-on: http://review.coreboot.org/10861 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/soc/nvidia/tegra210')
-rw-r--r--src/soc/nvidia/tegra210/clock.c14
1 files changed, 7 insertions, 7 deletions
diff --git a/src/soc/nvidia/tegra210/clock.c b/src/soc/nvidia/tegra210/clock.c
index 394c781bdc..9cbae81fbb 100644
--- a/src/soc/nvidia/tegra210/clock.c
+++ b/src/soc/nvidia/tegra210/clock.c
@@ -146,7 +146,7 @@ struct {
int khz;
struct pll_fields plls[PLL_MAX_INDEX];
} static osc_table[16] = {
- [OSC_FREQ_12]{
+ [OSC_FREQ_12] = {
.khz = 12000,
.plls = {
PLLX(TEGRA_PLLX_KHZ / 12000, 1, 0, 0, 0),
@@ -155,7 +155,7 @@ struct {
PLLDP(90, 1, 2, 0, 0), /* 270 MHz */
},
},
- [OSC_FREQ_13]{
+ [OSC_FREQ_13] = {
.khz = 13000,
.plls = {
PLLX(TEGRA_PLLX_KHZ / 13000, 1, 0, 0, 0),
@@ -164,7 +164,7 @@ struct {
PLLDP(83, 1, 3, 0, 0), /* 269.8 MHz */
},
},
- [OSC_FREQ_16P8]{
+ [OSC_FREQ_16P8] = {
.khz = 16800,
.plls = {
PLLX(TEGRA_PLLX_KHZ / 16800, 1, 0, 0, 0),
@@ -173,7 +173,7 @@ struct {
PLLDP(64, 1, 2, 0, 0), /* 268.8 MHz */
},
},
- [OSC_FREQ_19P2]{
+ [OSC_FREQ_19P2] = {
.khz = 19200,
.plls = {
PLLX(TEGRA_PLLX_KHZ / 19200, 1, 0, 0, 0),
@@ -182,7 +182,7 @@ struct {
PLLDP(56, 1, 2, 0, 0), /* 268.8 MHz */
},
},
- [OSC_FREQ_26]{
+ [OSC_FREQ_26] = {
.khz = 26000,
.plls = {
PLLX(TEGRA_PLLX_KHZ / 26000, 1, 0, 0, 0),
@@ -191,7 +191,7 @@ struct {
PLLDP(83, 2, 2, 0, 0), /* 269.8 MHz */
},
},
- [OSC_FREQ_38P4]{
+ [OSC_FREQ_38P4] = {
.khz = 38400,
.plls = {
PLLX(TEGRA_PLLX_KHZ / 38400, 1, 0, 0, 0),
@@ -200,7 +200,7 @@ struct {
PLLDP(56, 2, 2, 0, 0), /* 268.8 MHz */
},
},
- [OSC_FREQ_48]{
+ [OSC_FREQ_48] = {
.khz = 48000,
.plls = {
PLLX(TEGRA_PLLX_KHZ / 48000, 1, 0, 0, 0),