summaryrefslogtreecommitdiff
path: root/src/soc/nvidia/tegra
diff options
context:
space:
mode:
authorJoseph Lo <josephl@nvidia.com>2014-03-28 19:13:51 +0800
committerMarc Jones <marc.jones@se-eng.com>2014-11-14 07:28:09 +0100
commit8253bd912ae4cd65ac0aa9ecaebb3aa7efd46cb0 (patch)
tree7c1b3e185d25336430257eef9b703092269a8b0d /src/soc/nvidia/tegra
parentbab7896e5e04c807bbc3f76d085405c90d247370 (diff)
downloadcoreboot-8253bd912ae4cd65ac0aa9ecaebb3aa7efd46cb0.tar.xz
tegra124: fix the dangerous VPR write order
Currently we put the VPR write code just right before the AVP is going to freeze. We have no idea does the write operation successful or not before halting the AVP. And the power_on_main_cpu should be the last step of that. So we make a fix to change the order. BUG=none BRANCH=none TEST=LP0 suspend stress test and check the VPR is correct; LP0 suspend stress test with video playback Original-Change-Id: Ia62dde2a020910de39796d1cf62c1bf185cdb372 Original-Signed-off-by: Joseph Lo <josephl@nvidia.com> Original-Reviewed-on: https://chromium-review.googlesource.com/192029 Original-Reviewed-by: Tom Warren <twarren@nvidia.com> Original-Reviewed-by: Andrew Bresticker <abrestic@chromium.org> Original-Commit-Queue: Tom Warren <twarren@nvidia.com> Original-Tested-by: Tom Warren <twarren@nvidia.com> (cherry picked from commit 51473811fa477cca9ad9cbafdaad4fd4a2309234) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Change-Id: Ia28329e38fcf12994594b73c805d061804aa01c4 Reviewed-on: http://review.coreboot.org/7459 Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/soc/nvidia/tegra')
0 files changed, 0 insertions, 0 deletions