summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/ipq806x/Kconfig
diff options
context:
space:
mode:
authorVadim Bendebury <vbendeb@chromium.org>2014-04-21 18:53:47 -0700
committerMarc Jones <marc.jones@se-eng.com>2014-11-13 06:29:09 +0100
commit028d816fe53f517401e7d021166356561c81477b (patch)
tree0be752a6c8bb9636622965472b3e4ff0132a96ac /src/soc/qualcomm/ipq806x/Kconfig
parente83c80c7b4b19a13e96f1af76b378d0c1d4e1f15 (diff)
downloadcoreboot-028d816fe53f517401e7d021166356561c81477b.tar.xz
ipq8064: Configure proper bootblock stack and load address
The SBL3 currently seems to be preventing the bootblock from being loaded into the IMEM. As a temporary measure, map bootblock into DRAM (as it is available after SBL2 finished running) and specify the correct stack space. BUG=chrome-os-partner:27784 TEST=not much testing yet, just verify 'emerge-storm coreboot' still succeeds. Original-Change-Id: Ibe9d4911ad22ada1bbd01af54a2ef80009df3a28 Original-Signed-off-by: Vadim Bendebury <vbendeb@chromium.org> Original-Reviewed-on: https://chromium-review.googlesource.com/196168 Original-Reviewed-by: Furquan Shaikh <furquan@chromium.org> Original-Reviewed-by: David Hendricks <dhendrix@chromium.org> (cherry picked from commit 950323d6091c3b795034c24a08b6c176f56f0e0f) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Change-Id: Ib3ec21f2cb4058b3e3cc82864de89dadf3b6aa84 Reviewed-on: http://review.coreboot.org/7268 Tested-by: build bot (Jenkins) Reviewed-by: David Hendricks <dhendrix@chromium.org>
Diffstat (limited to 'src/soc/qualcomm/ipq806x/Kconfig')
-rw-r--r--src/soc/qualcomm/ipq806x/Kconfig10
1 files changed, 9 insertions, 1 deletions
diff --git a/src/soc/qualcomm/ipq806x/Kconfig b/src/soc/qualcomm/ipq806x/Kconfig
index 88dbd36431..03be33a277 100644
--- a/src/soc/qualcomm/ipq806x/Kconfig
+++ b/src/soc/qualcomm/ipq806x/Kconfig
@@ -35,6 +35,14 @@ config SBL_BLOB
config BOOTBLOCK_BASE
hex "256K bytes left for TZBSP"
- default 0x2a040000
+ default 0x40600000
+
+config STACK_TOP
+ hex
+ default 0x40600000
+
+config STACK_BOTTOM
+ hex
+ default 0x405fc000
endif