summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm/sc7180/Makefile.inc
diff options
context:
space:
mode:
authorT Michael Turney <mturney@codeaurora.org>2019-11-27 19:22:45 -0800
committerJulius Werner <jwerner@chromium.org>2020-04-21 21:54:21 +0000
commit47a0832f821ab0e005f3552d0a6a26624c78a0c0 (patch)
tree546ed679d6241989ae948713828897f8df43d67c /src/soc/qualcomm/sc7180/Makefile.inc
parent7ae833bdaa3778d476f5d8a0a123c3492ceecef8 (diff)
downloadcoreboot-47a0832f821ab0e005f3552d0a6a26624c78a0c0.tar.xz
sc7180: Add SPI QUP driver
This implements the SPI driver for the QUP core. Change-Id: I86f4fcff6f9537373f70a43711130d7f28bd5e09 Signed-off-by: Roja Rani Yarubandi <rojay@codeaurora.org> Reviewed-on: https://review.coreboot.org/c/coreboot/+/36517 Reviewed-by: Julius Werner <jwerner@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/qualcomm/sc7180/Makefile.inc')
-rw-r--r--src/soc/qualcomm/sc7180/Makefile.inc4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/qualcomm/sc7180/Makefile.inc b/src/soc/qualcomm/sc7180/Makefile.inc
index e49521b4bb..4a931f4b9c 100644
--- a/src/soc/qualcomm/sc7180/Makefile.inc
+++ b/src/soc/qualcomm/sc7180/Makefile.inc
@@ -6,6 +6,7 @@ bootblock-y += bootblock.c
bootblock-y += mmu.c
bootblock-y += timer.c
bootblock-y += spi.c
+bootblock-y += qupv3_spi.c
bootblock-y += gpio.c
bootblock-$(CONFIG_DRIVERS_UART) += uart_bitbang.c
bootblock-y += clock.c
@@ -16,6 +17,7 @@ bootblock-y += qcom_qup_se.c
################################################################################
verstage-y += timer.c
verstage-y += spi.c
+verstage-y += qupv3_spi.c
verstage-y += gpio.c
verstage-y += clock.c
verstage-$(CONFIG_SC7180_QSPI) += qspi.c
@@ -32,6 +34,7 @@ romstage-y += ../common/mmu.c
romstage-y += mmu.c
romstage-y += usb.c
romstage-y += spi.c
+romstage-y += qupv3_spi.c
romstage-y += gpio.c
romstage-y += clock.c
romstage-$(CONFIG_SC7180_QSPI) += qspi.c
@@ -43,6 +46,7 @@ romstage-$(CONFIG_DRIVERS_UART) += qupv3_uart.c
ramstage-y += soc.c
ramstage-y += timer.c
ramstage-y += spi.c
+ramstage-y += qupv3_spi.c
ramstage-y += gpio.c
ramstage-y += clock.c
ramstage-$(CONFIG_SC7180_QSPI) += qspi.c