summaryrefslogtreecommitdiff
path: root/src/soc/qualcomm
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2018-08-07 12:14:33 +0200
committerMartin Roth <martinroth@google.com>2018-08-09 15:49:53 +0000
commit809aeeed98104c016a5ee1cdd5009a84a5611d8e (patch)
treecba013b306c1e18d219f79db9b0c77799fd832b0 /src/soc/qualcomm
parent6de6571f1c362c43dbfd04c79d1ddedcb953c724 (diff)
downloadcoreboot-809aeeed98104c016a5ee1cdd5009a84a5611d8e.tar.xz
src/soc: Fix typo
Change-Id: I8053d0f0863aa4d93692487f1ca802195c2d475f Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/27908 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/soc/qualcomm')
-rw-r--r--src/soc/qualcomm/ipq806x/uart.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/qualcomm/ipq806x/uart.c b/src/soc/qualcomm/ipq806x/uart.c
index 8d4a2259a6..3af7958aa2 100644
--- a/src/soc/qualcomm/ipq806x/uart.c
+++ b/src/soc/qualcomm/ipq806x/uart.c
@@ -329,7 +329,7 @@ void uart_init(int idx)
GSBI_PROTOCOL_CODE_I2C_UART << GSBI_CTRL_REG_PROTOCOL_CODE_S);
write32(MSM_BOOT_UART_DM_CSR(dm_base), UART_DM_CLK_RX_TX_BIT_RATE);
- /* Intialize UART_DM */
+ /* Initialize UART_DM */
msm_boot_uart_dm_init(dm_base);
}