diff options
author | huang lin <hl@rock-chips.com> | 2014-11-07 10:56:35 +0800 |
---|---|---|
committer | Patrick Georgi <pgeorgi@google.com> | 2015-04-10 11:59:15 +0200 |
commit | 335d9f123c33dae8df66b08c6c603f7a7c62f825 (patch) | |
tree | b5dbcef5e1ae731edb42b4e66e302e6e403122e2 /src/soc/rockchip | |
parent | d1bdef008a33e4e9583606feb8747a4d0d249ef1 (diff) | |
download | coreboot-335d9f123c33dae8df66b08c6c603f7a7c62f825.tar.xz |
rk3288: don't log LAST_TSHUT bit
Since the LAST_THSUT bit is uncertain value when it cold-reboot,
we remove the printout about this status bit in coreboot.
BUG=chrome-os-partner:33521
TEST=Boot on veyron_pinky rev2
Change-Id: I3b9791ffdffeff0721e3d86378db6255c5abc9ea
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 16464d3229ad1001952ef1b50fe3e606d1583462
Original-Change-Id: I258750797e32c28f86e73a01eede005e890a6906
Original-Signed-off-by: huang lin <hl@rock-chips.com>
Original-Reviewed-on: https://chromium-review.googlesource.com/228391
Original-Reviewed-by: Julius Werner <jwerner@chromium.org>
Reviewed-on: http://review.coreboot.org/9409
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/soc/rockchip')
-rw-r--r-- | src/soc/rockchip/rk3288/tsadc.c | 6 |
1 files changed, 1 insertions, 5 deletions
diff --git a/src/soc/rockchip/rk3288/tsadc.c b/src/soc/rockchip/rk3288/tsadc.c index b7d8e9d8ab..a2d6ec499a 100644 --- a/src/soc/rockchip/rk3288/tsadc.c +++ b/src/soc/rockchip/rk3288/tsadc.c @@ -88,11 +88,7 @@ void tsadc_init(void) { rkclk_configure_tsadc(TSADC_CLOCK_HZ); - if (readl(&rk3288_tsadc->auto_con) & LAST_TSHUT) { - printk(BIOS_WARNING, "last shutdown/rebot was caused " - "by over-temperature hardware trigger!\n"); - setbits_le32(&rk3288_tsadc->auto_con, LAST_TSHUT); - } + setbits_le32(&rk3288_tsadc->auto_con, LAST_TSHUT); setbits_le32(&rk3288_tsadc->int_en, TSHUT_CRU_EN_SRC2 | TSHUT_CRU_EN_SRC1 | |