summaryrefslogtreecommitdiff
path: root/src/soc/ucb/riscv
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2020-01-07 02:18:02 +0200
committerPatrick Georgi <pgeorgi@google.com>2020-01-14 18:16:48 +0000
commit542fa6de384d4b79d8964512b4088bcd90863bd2 (patch)
treee9afd8b9987de8dabeae90749e06628869a1924c /src/soc/ucb/riscv
parent8dd2d485b84b103eabae3e01c3b04f529d98ed50 (diff)
downloadcoreboot-542fa6de384d4b79d8964512b4088bcd90863bd2.tar.xz
soc/intel/baytrail: Add SOUTHBRIDGE_INTEL_COMMON_SMBUS
Change-Id: Ie026b8c57046d951752158fd28277e338ed1421c Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/38236 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc/ucb/riscv')
0 files changed, 0 insertions, 0 deletions