summaryrefslogtreecommitdiff
path: root/src/soc/ucb/riscv
diff options
context:
space:
mode:
authorEdward O'Callaghan <eocallaghan@alterapraxis.com>2014-12-09 17:04:25 +1100
committerEdward O'Callaghan <eocallaghan@alterapraxis.com>2014-12-09 09:04:34 +0100
commitc36e278c501cd7e7c636dfc5c74836856b0ddbd4 (patch)
tree9bc4c2853b91a51626f89aba55bcff4fb56f9ad8 /src/soc/ucb/riscv
parenta9a2e10eed693f1e0e60ea72c269125d3fadcb8a (diff)
downloadcoreboot-c36e278c501cd7e7c636dfc5c74836856b0ddbd4.tar.xz
mainboard/siemens/sitemp_g1p1/mainboard.c: Fix implicit conversion
Clang warns of an implicit conversion from 'double' to 'int' e.g. changes value from '26.67' to '26'. Thus take the floor() of the array and not change orginal behaviour. Change-Id: Ifcc7bbfe8d627451b82053f53a885f315e2550ec Signed-off-by: Edward O'Callaghan <eocallaghan@alterapraxis.com> Reviewed-on: http://review.coreboot.org/7725 Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/soc/ucb/riscv')
0 files changed, 0 insertions, 0 deletions