summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2018-09-28 19:49:43 +0530
committerDuncan Laurie <dlaurie@chromium.org>2018-10-09 20:09:46 +0000
commit1f33a0c799bac60b5bcc24481303ebbcdaf0e7d2 (patch)
treee540f7792a831dc286b53830473c9510bb7aaa0a /src/soc
parent3087bf528352d1ee663e028cd951c94199b6c322 (diff)
downloadcoreboot-1f33a0c799bac60b5bcc24481303ebbcdaf0e7d2.tar.xz
soc/intel/common/pch: Select Kconfig for ITSS polarity configuration
This patch selects Kconfig for Intel Core Platform in order to ensure proper ITSS IPCx programming. Change-Id: I81e75e17ceb23c364b78300c3950144be1580700 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/28790 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/common/block/gpio/Kconfig6
-rw-r--r--src/soc/intel/common/pch/Kconfig1
2 files changed, 5 insertions, 2 deletions
diff --git a/src/soc/intel/common/block/gpio/Kconfig b/src/soc/intel/common/block/gpio/Kconfig
index 6d712e9585..d229ea3e60 100644
--- a/src/soc/intel/common/block/gpio/Kconfig
+++ b/src/soc/intel/common/block/gpio/Kconfig
@@ -10,8 +10,10 @@ config DEBUG_SOC_COMMON_BLOCK_GPIO
help
This option enables GPIO debug messages
-# Used in small core SOCs to invert the polarity as ITSS only takes
-# active high signals
+# Use to program Interrupt Polarity Control (IPCx) register
+# Each bit represents IRQx Active High Polarity Disable configuration:
+# when set to 1, the interrupt polarity associated with IRQx is inverted
+# to appear as Active Low to IOAPIC and vice versa
config SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG
depends on SOC_INTEL_COMMON_BLOCK_GPIO
bool
diff --git a/src/soc/intel/common/pch/Kconfig b/src/soc/intel/common/pch/Kconfig
index 1157eb4f27..2bf6d686d3 100644
--- a/src/soc/intel/common/pch/Kconfig
+++ b/src/soc/intel/common/pch/Kconfig
@@ -23,6 +23,7 @@ config PCH_SPECIFIC_OPTIONS
select SOC_INTEL_COMMON_BLOCK_EBDA
select SOC_INTEL_COMMON_BLOCK_FAST_SPI
select SOC_INTEL_COMMON_BLOCK_GPIO
+ select SOC_INTEL_COMMON_BLOCK_GPIO_ITSS_POL_CFG
select SOC_INTEL_COMMON_BLOCK_GRAPHICS
select SOC_INTEL_COMMON_BLOCK_ITSS
select SOC_INTEL_COMMON_BLOCK_I2C