diff options
| author | Alexandru Gagniuc <alexandrux.gagniuc@intel.com> | 2015-10-06 10:33:49 -0700 |
|---|---|---|
| committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2016-01-30 03:12:16 +0100 |
| commit | 7e86cd4bb2fd403951b068b0c70fb4f77ef6d072 (patch) | |
| tree | 09adab5cccbe5f0a61b82ff7a77ac3b0a3581a2e /src/soc | |
| parent | 6be6c8f2820db761c09ee4bd2cb4e3fd76285207 (diff) | |
| download | coreboot-7e86cd4bb2fd403951b068b0c70fb4f77ef6d072.tar.xz | |
soc/intel: Add skeleton infrastructure for Apollolake SOC
This is the very very minimum needed to compile the code.
Change-Id: I7f9e5f564181071591a4640019f59f91a4c456c6
Signed-off-by: Alexandru Gagniuc <alexandrux.gagniuc@intel.com>
Reviewed-on: https://review.coreboot.org/13297
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc')
| -rw-r--r-- | src/soc/intel/apollolake/Kconfig | 39 | ||||
| -rw-r--r-- | src/soc/intel/apollolake/Makefile.inc | 14 | ||||
| -rw-r--r-- | src/soc/intel/apollolake/placeholders.c | 11 |
3 files changed, 64 insertions, 0 deletions
diff --git a/src/soc/intel/apollolake/Kconfig b/src/soc/intel/apollolake/Kconfig new file mode 100644 index 0000000000..ca38494d79 --- /dev/null +++ b/src/soc/intel/apollolake/Kconfig @@ -0,0 +1,39 @@ +config SOC_INTEL_APOLLOLAKE + bool + help + Intel Apollolake support + +if SOC_INTEL_APOLLOLAKE + +config CPU_SPECIFIC_OPTIONS + def_bool y + select ARCH_BOOTBLOCK_X86_32 + select ARCH_RAMSTAGE_X86_32 + select ARCH_ROMSTAGE_X86_32 + select ARCH_VERSTAGE_X86_32 + # CPU specific options + select CPU_INTEL_FIRMWARE_INTERFACE_TABLE + select IOAPIC + select SMP + select SSE2 + select SUPPORT_CPU_UCODE_IN_CBFS + # Misc options + select COLLECT_TIMESTAMPS + select HAVE_INTEL_FIRMWARE + select MMCONF_SUPPORT + select MMCONF_SUPPORT_DEFAULT + select PARALLEL_MP + select PCIEXP_ASPM + select PCIEXP_COMMON_CLOCK + select PCIEXP_CLK_PM + select PCIEXP_L1_SUB_STATE + select REG_SCRIPT + select RELOCATABLE_RAMSTAGE # Build fails if this is not selected + select SOC_INTEL_COMMON + select UDELAY_TSC + +config CPU_ADDR_BITS + int + default 36 + +endif diff --git a/src/soc/intel/apollolake/Makefile.inc b/src/soc/intel/apollolake/Makefile.inc new file mode 100644 index 0000000000..b37cf8d8b3 --- /dev/null +++ b/src/soc/intel/apollolake/Makefile.inc @@ -0,0 +1,14 @@ +ifeq ($(CONFIG_SOC_INTEL_APOLLOLAKE),y) + +subdirs-y += ../../../cpu/intel/microcode +subdirs-y += ../../../cpu/intel/turbo +subdirs-y += ../../../cpu/x86/lapic +subdirs-y += ../../../cpu/x86/mtrr +subdirs-y += ../../../cpu/x86/smm +subdirs-y += ../../../cpu/x86/tsc + +romstage-y += placeholders.c +smm-y += placeholders.c +ramstage-y += placeholders.c + +endif diff --git a/src/soc/intel/apollolake/placeholders.c b/src/soc/intel/apollolake/placeholders.c new file mode 100644 index 0000000000..cf0fe368fc --- /dev/null +++ b/src/soc/intel/apollolake/placeholders.c @@ -0,0 +1,11 @@ +#include <cbmem.h> +#include <cpu/x86/smm.h> + +void *cbmem_top(void) +{ + return NULL; +} + +void southbridge_smi_set_eos(void) +{ +} |