summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorHerve ELter <rvnvv74@gmail.com>2014-11-19 16:05:28 +0100
committerIdwer Vollering <vidwer@gmail.com>2014-11-24 14:40:18 +0100
commitc7e6cae0d6e086804264f3172e77ebce11bcf0bd (patch)
treef9e477b9156d95ebbd43d5a236962bcf7a22a694 /src/soc
parent453e4c2e73c373c5038996e9caf015f834d1ad08 (diff)
downloadcoreboot-c7e6cae0d6e086804264f3172e77ebce11bcf0bd.tar.xz
intel/fsp_baytrail: add new CPUID for Baytrail I step D0
Change-Id: I9e29ca10689cbbbaba593185868e54b8697aa9c4 Signed-off-by: Herve Elter <rvnvv74@gmail.com> Reviewed-on: http://review.coreboot.org/7523 Reviewed-by: Idwer Vollering <vidwer@gmail.com> Tested-by: build bot (Jenkins)
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/fsp_baytrail/cpu.c1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/fsp_baytrail/cpu.c b/src/soc/intel/fsp_baytrail/cpu.c
index 6f1e9c4acd..1d8c6ea47a 100644
--- a/src/soc/intel/fsp_baytrail/cpu.c
+++ b/src/soc/intel/fsp_baytrail/cpu.c
@@ -118,6 +118,7 @@ static struct cpu_device_id cpu_table[] = {
{ X86_VENDOR_INTEL, 0x30672 },
{ X86_VENDOR_INTEL, 0x30673 },
{ X86_VENDOR_INTEL, 0x30678 },
+ { X86_VENDOR_INTEL, 0x30679 },
{ 0, 0 },
};