summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorAamir Bohra <aamir.bohra@intel.com>2019-07-08 12:22:28 +0530
committerPatrick Georgi <pgeorgi@google.com>2019-07-31 09:11:44 +0000
commitf2ad8b35177bb4c1ca4ea78d299985c89adbfda2 (patch)
treecef193fff5603de7d62ba8d09d4c95055502c130 /src/soc
parent9247e86f288fadf2fcff4b61a64f05cbf6e60b1e (diff)
downloadcoreboot-f2ad8b35177bb4c1ca4ea78d299985c89adbfda2.tar.xz
soc/intel/cannonlake: Enable FSP to use coreboot stack for cometlake
FSP v1263 for CML supports FSP to use coreboot stack. This change selects common stack config, that enables coreboot to support share stack with FSP. BUG=b:133398276 Change-Id: I4098a4374363ca6f3c86c396d097f9eabc9a28fe Signed-off-by: Aamir Bohra <aamir.bohra@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/34130 Reviewed-by: Subrata Banik <subrata.banik@intel.com> Reviewed-by: Nico Huber <nico.h@gmx.de> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/cannonlake/Kconfig2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/soc/intel/cannonlake/Kconfig b/src/soc/intel/cannonlake/Kconfig
index 862b2e6908..aa0570d717 100644
--- a/src/soc/intel/cannonlake/Kconfig
+++ b/src/soc/intel/cannonlake/Kconfig
@@ -36,6 +36,7 @@ config SOC_INTEL_COMETLAKE
bool
select SOC_INTEL_CANNONLAKE_BASE
select MICROCODE_BLOB_UNDISCLOSED
+ select FSP_USES_CB_STACK
help
Intel Cometlake support
@@ -122,6 +123,7 @@ config DCACHE_RAM_SIZE
config DCACHE_BSP_STACK_SIZE
hex
+ default 0x20000 if FSP_USES_CB_STACK
default 0x4000
help
The amount of anticipated stack usage in CAR by bootblock and