summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorSubrata Banik <subrata.banik@intel.com>2018-02-06 15:20:19 +0530
committerSubrata Banik <subrata.banik@intel.com>2018-02-07 08:09:12 +0000
commit828c39eb6ba4aa72ffb027a0fc70d8ec78a83d24 (patch)
tree6acb3bc4c3d06e83a92650c33c84017633f48285 /src/soc
parent9076b7bd077810cb219ef2a58e999fad2b3e0b93 (diff)
downloadcoreboot-828c39eb6ba4aa72ffb027a0fc70d8ec78a83d24.tar.xz
soc/intel/common/block: Fix SATA chipset register definitions anomalies
SATA PCH configuration space registers bit mapping is different for various SOCs hence common API between SPT-PCH and CNL-PCH causing issue. Add new Kconfig option to address this delta between different PCH. Change-Id: Iafed4fe09fe513c8087453ea78364a693e1e8a8a Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/23589 Reviewed-by: Furquan Shaikh <furquan@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/common/block/sata/Kconfig10
-rw-r--r--src/soc/intel/common/block/sata/sata.c17
2 files changed, 20 insertions, 7 deletions
diff --git a/src/soc/intel/common/block/sata/Kconfig b/src/soc/intel/common/block/sata/Kconfig
index 6b24f595c4..98ff6967c9 100644
--- a/src/soc/intel/common/block/sata/Kconfig
+++ b/src/soc/intel/common/block/sata/Kconfig
@@ -2,3 +2,13 @@ config SOC_INTEL_COMMON_BLOCK_SATA
bool
help
Intel Processor common SATA support
+
+config SOC_AHCI_PORT_IMPLEMENTED_INVERT
+ depends on SOC_INTEL_COMMON_BLOCK_SATA
+ bool
+ help
+ SATA PCI configuration space offset 0x92 Port
+ implement register bit 0-2 represents respective
+ SATA port enable status as in 0 = Disable; 1 = Enable.
+ If this option is selected then port enable status will be
+ inverted as in 0 = Enable; 1 = Disable.
diff --git a/src/soc/intel/common/block/sata/sata.c b/src/soc/intel/common/block/sata/sata.c
index 791510eda3..cabe89569a 100644
--- a/src/soc/intel/common/block/sata/sata.c
+++ b/src/soc/intel/common/block/sata/sata.c
@@ -22,10 +22,9 @@
#define SATA_ABAR_PORT_IMPLEMENTED 0x0c
#define SATA_PCI_CFG_PORT_CTL_STS 0x92
-static void *get_ahci_bar(void)
+static void *sata_get_ahci_bar(struct device *dev)
{
uintptr_t bar;
- device_t dev = PCH_DEV_SATA;
bar = pci_read_config32(dev, PCI_BASE_ADDRESS_5);
return (void *)(bar & ~PCI_BASE_ADDRESS_MEM_ATTR_MASK);
@@ -39,19 +38,23 @@ static void *get_ahci_bar(void)
* and can detect devices. When disabled, the port is in the off state and
* can't detect any devices.
*/
-static void sata_final(device_t dev)
+static void sata_final(struct device *dev)
{
- void *ahcibar = get_ahci_bar();
+ void *ahcibar = sata_get_ahci_bar(dev);
u32 port_impl, temp;
- dev = PCH_DEV_SATA;
-
/* Set Bus Master */
temp = pci_read_config32(dev, PCI_COMMAND);
pci_write_config32(dev, PCI_COMMAND, temp | PCI_COMMAND_MASTER);
/* Read Ports Implemented (GHC_PI) */
- port_impl = read32(ahcibar + SATA_ABAR_PORT_IMPLEMENTED) & 0x07;
+ port_impl = read32(ahcibar + SATA_ABAR_PORT_IMPLEMENTED);
+
+ if (IS_ENABLED(CONFIG_SOC_AHCI_PORT_IMPLEMENTED_INVERT))
+ port_impl = ~port_impl;
+
+ port_impl &= 0x07; /* bit 0-2 */
+
/* Port enable */
temp = pci_read_config32(dev, SATA_PCI_CFG_PORT_CTL_STS);
temp |= port_impl;