summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-06-24 19:22:58 +0200
committerMartin Roth <martinroth@google.com>2019-06-28 19:20:09 +0000
commite5845bfb2d676b358fdaa1bc754de6101c8dceb7 (patch)
treebe121e3f9e1b0151595fff0587ecfe1c03d06a53 /src/soc
parent85d3b40a19358c4014eceaea3204feece8b15edd (diff)
downloadcoreboot-e5845bfb2d676b358fdaa1bc754de6101c8dceb7.tar.xz
{soc,northbridge}/Kconfig: Remove unused CACHE_MRC_SIZE_KB
Change-Id: Ie922832bc7641a44a53c0cda8d808579c66420b5 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/33743 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Nico Huber <nico.h@gmx.de>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/broadwell/Kconfig4
1 files changed, 0 insertions, 4 deletions
diff --git a/src/soc/intel/broadwell/Kconfig b/src/soc/intel/broadwell/Kconfig
index d81ab8ac95..801800c5f4 100644
--- a/src/soc/intel/broadwell/Kconfig
+++ b/src/soc/intel/broadwell/Kconfig
@@ -106,10 +106,6 @@ config VGA_BIOS_ID
string
default "8086,0406"
-config CACHE_MRC_SIZE_KB
- int
- default 512
-
config DCACHE_RAM_BASE
hex
default 0xff7c0000