summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorDuncan Laurie <dlaurie@chromium.org>2016-05-11 15:08:50 -0700
committerDuncan Laurie <dlaurie@chromium.org>2016-05-31 18:43:39 +0200
commit011533e4c3d5fa26b5750a0d400556cbaf9441df (patch)
tree5afcfdd05325de8c11a0a581bac414589032945c /src/soc
parent8f3aaa8a4c84b3fc18bee57219b8e2927e996808 (diff)
downloadcoreboot-011533e4c3d5fa26b5750a0d400556cbaf9441df.tar.xz
skylake: Add GPE header file to chip.h
Add the GPE header file to skylake chip.h so the SOC-defined macros for the various GPE values can be used in devicetree directly. For example: chip drivers/i2c/touchpad register "wake" = "GPE0_DW0_05" device i2c 15.0 on end end Change-Id: Ic322108561b34aa34a24a4daba6ba7a4f7a3f9a4 Signed-off-by: Duncan Laurie <dlaurie@chromium.org> Reviewed-on: https://review.coreboot.org/14991 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/skylake/chip.h1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/soc/intel/skylake/chip.h b/src/soc/intel/skylake/chip.h
index 857d8a15db..891047971c 100644
--- a/src/soc/intel/skylake/chip.h
+++ b/src/soc/intel/skylake/chip.h
@@ -21,6 +21,7 @@
#include <stdint.h>
#include <soc/gpio_defs.h>
+#include <soc/gpe.h>
#include <soc/pci_devs.h>
#include <soc/pmc.h>
#include <soc/serialio.h>