summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorJulius Werner <jwerner@chromium.org>2017-07-25 14:05:26 -0700
committerJulius Werner <jwerner@chromium.org>2018-02-02 22:19:26 +0000
commit89c2e7f77de98a89bfe57a8e40bfb99ced2bb2e3 (patch)
tree4e0d68e4f74ff8953d573dbfec0991c4b7ce5335 /src/soc
parent6d643cf722872dfe25a3fb6f8b149642b93a1adc (diff)
downloadcoreboot-89c2e7f77de98a89bfe57a8e40bfb99ced2bb2e3.tar.xz
rockchip/rk3399: Pass coreboot table pointer to ARM TF
This patch passes the coreboot table base address to ARM TF on RK3399 devices to be able to use the new coreboot table parsing support. Change-Id: I5cb2f13ce71e374207d0fa7a71c38852d680dc56 Signed-off-by: Julius Werner <jwerner@chromium.org> Reviewed-on: https://review.coreboot.org/23557 Reviewed-by: Aaron Durbin <adurbin@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/rockchip/rk3399/bl31_plat_params.c9
1 files changed, 9 insertions, 0 deletions
diff --git a/src/soc/rockchip/rk3399/bl31_plat_params.c b/src/soc/rockchip/rk3399/bl31_plat_params.c
index 583eac8059..647566ba2d 100644
--- a/src/soc/rockchip/rk3399/bl31_plat_params.c
+++ b/src/soc/rockchip/rk3399/bl31_plat_params.c
@@ -16,6 +16,7 @@
#include <arm_tf.h>
#include <assert.h>
+#include <cbmem.h>
#include <soc/bl31_plat_params.h>
static struct bl31_plat_param *plat_params;
@@ -28,5 +29,13 @@ void register_bl31_param(struct bl31_plat_param *param)
void *soc_get_bl31_plat_params(bl31_params_t *bl31_params)
{
+ static struct bl31_u64_param cbtable_param = {
+ .h = { .type = PARAM_COREBOOT_TABLE, },
+ };
+ if (!cbtable_param.value) {
+ cbtable_param.value = (uint64_t)cbmem_find(CBMEM_ID_CBTABLE);
+ if (cbtable_param.value)
+ register_bl31_param(&cbtable_param.h);
+ }
return plat_params;
}