summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorFrans Hendriks <fhendriks@eltan.com>2018-07-09 12:29:47 +0200
committerPatrick Georgi <pgeorgi@google.com>2018-07-12 11:52:23 +0000
commit34510c377e81e7c4a9985e5690b7358f9b0568fb (patch)
tree22dcffbdd542f6566a695f9197b8d06fa5b3b0db /src/soc
parenta353d054aed18687cbb19aaa4fbf499495e70fa7 (diff)
downloadcoreboot-34510c377e81e7c4a9985e5690b7358f9b0568fb.tar.xz
soc/intel/braswell/acpi/dptf/thermal.asl: Make Thermal event optional
Currently thermal event support can not be disabled at board level. Define and dependent code are placed in same file. Move define of HAVE_THERM_EVENT_HANDLER to mainboard file. Change-Id: Icb532e5bc7fd171ee2921f9a4b9b2150ba9f05c5 Signed-off-by: Frans Hendriks <fhendriks@eltan.com> Reviewed-on: https://review.coreboot.org/27415 Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/braswell/acpi/dptf/thermal.asl5
1 files changed, 4 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/acpi/dptf/thermal.asl b/src/soc/intel/braswell/acpi/dptf/thermal.asl
index e104756b3e..1fdbea01ca 100644
--- a/src/soc/intel/braswell/acpi/dptf/thermal.asl
+++ b/src/soc/intel/braswell/acpi/dptf/thermal.asl
@@ -1,6 +1,8 @@
/*
* This file is part of the coreboot project.
*
+ * Copyright (C) 2018 Eltan B.V.
+ *
* This program is free software; you can redistribute it and/or
* modify it under the terms of the GNU General Public License as
* published by the Free Software Foundation; version 2 of
@@ -13,7 +15,7 @@
*/
/* Thermal Threshold Event Handler */
-#define HAVE_THERM_EVENT_HANDLER
+#ifdef HAVE_THERM_EVENT_HANDLER
Method (TEVT, 1, NotSerialized)
{
Store (ToInteger (Arg0), Local0)
@@ -34,6 +36,7 @@ Method (TEVT, 1, NotSerialized)
}
#endif
}
+#endif
/* Thermal device initialization - Disable Aux Trip Points */
Method (TINI)