summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorMarshall Dawson <marshalldawson3rd@gmail.com>2020-01-21 22:06:57 -0700
committerFurquan Shaikh <furquan@google.com>2020-04-28 22:51:05 +0000
commit8df012775dba24cd8a443bfc422aeddff8387860 (patch)
treee996c22fe418ddfb51027167648a741f9a82496e /src/soc
parenta57240687f56dcadecc318bba3e89ab8108596bc (diff)
downloadcoreboot-8df012775dba24cd8a443bfc422aeddff8387860.tar.xz
soc/amd/picasso: Add UPD settings to chip.h
Add values that align with UPD settings. BUG=b:153675909 TEST=Trembyle builds and boots to payload Signed-off-by: Marshall Dawson <marshalldawson3rd@gmail.com> Change-Id: I6bce44a43e57ba00d2b29cfa6249cef51e9ceabb Reviewed-on: https://review.coreboot.org/c/coreboot/+/38699 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/amd/picasso/chip.h39
1 files changed, 39 insertions, 0 deletions
diff --git a/src/soc/amd/picasso/chip.h b/src/soc/amd/picasso/chip.h
index 9c756ed616..4cc10ef945 100644
--- a/src/soc/amd/picasso/chip.h
+++ b/src/soc/amd/picasso/chip.h
@@ -31,6 +31,45 @@ struct soc_amd_picasso_config {
I2S_PINS_I2S_TDM = 4,
I2S_PINS_UNCONF = 7, /* All pads will be input mode */
} acp_pin_cfg;
+
+ /* Options for these are in src/arch/x86/include/arch/acpi.h */
+ uint8_t fadt_pm_profile;
+ uint16_t fadt_boot_arch;
+ uint32_t fadt_flags;
+
+ /* System config index */
+ uint8_t system_config;
+
+ /* STAPM Configuration */
+ uint32_t fast_ppt_limit;
+ uint32_t slow_ppt_limit;
+ uint32_t slow_ppt_time_constant;
+ uint32_t stapm_time_constant;
+ uint32_t sustained_power_limit;
+
+ /* PROCHOT_L de-assertion Ramp Time */
+ uint32_t prochot_l_deassertion_ramp_time;
+
+ /* Lower die temperature limit */
+ uint32_t thermctl_limit;
+
+ /* FP5 Processor Voltage Supply PSI Currents. 0 indicates use SOC default */
+ uint32_t psi0_current_limit;
+ uint32_t psi0_soc_current_limit;
+ uint32_t vddcr_soc_voltage_margin;
+ uint32_t vddcr_vdd_voltage_margin;
+
+ /* VRM Limits. 0 indicates use SOC default */
+ uint32_t vrm_maximum_current_limit;
+ uint32_t vrm_soc_maximum_current_limit;
+ uint32_t vrm_current_limit;
+ uint32_t vrm_soc_current_limit;
+
+ /* Misc SMU settings */
+ uint8_t sb_tsi_alert_comparator_mode_en;
+ uint8_t core_dldo_bypass;
+ uint8_t min_soc_vid_offset;
+ uint8_t aclk_dpm0_freq_400MHz;
};
typedef struct soc_amd_picasso_config config_t;