summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorFurquan Shaikh <furquan@google.com>2014-07-29 18:44:56 -0700
committerPatrick Georgi <pgeorgi@google.com>2015-03-23 13:16:05 +0100
commita252a759c8bac6a5f42af74ddca2139724f6018f (patch)
tree3d3a40028a55562e5fb390205f7420006a90713b /src/soc
parent13db0b4679ee0a2a9850e41e721aeff0fd90c7da (diff)
downloadcoreboot-a252a759c8bac6a5f42af74ddca2139724f6018f.tar.xz
t132: Change romstage base address
Romstage was overflowing. So move the base address lower BUG=chrome-os-partner:31032 BRANCH=None TEST=Compiles successfully Original-Change-Id: Ia05034477b51b149c87347ed1880f8e85ecbfbf8 Original-Signed-off-by: Furquan Shaikh <furquan@google.com> Original-Reviewed-on: https://chromium-review.googlesource.com/210434 Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Original-Reviewed-by: Tom Warren <twarren@nvidia.com> Original-Tested-by: Furquan Shaikh <furquan@chromium.org> Original-Commit-Queue: Furquan Shaikh <furquan@chromium.org> (cherry picked from commit 14af527a5d7cbb250e2358340196a9d749ec1683) Signed-off-by: Marc Jones <marc.jones@se-eng.com> Change-Id: Ib261fdd8b4c7eb4a1660c5d02fbcd3e0e3f34b22 Reviewed-on: http://review.coreboot.org/8723 Tested-by: build bot (Jenkins) Reviewed-by: Furquan Shaikh <furquan@google.com>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/nvidia/tegra132/Kconfig2
1 files changed, 1 insertions, 1 deletions
diff --git a/src/soc/nvidia/tegra132/Kconfig b/src/soc/nvidia/tegra132/Kconfig
index b746037f78..2bddf5cf5a 100644
--- a/src/soc/nvidia/tegra132/Kconfig
+++ b/src/soc/nvidia/tegra132/Kconfig
@@ -41,7 +41,7 @@ config BOOTBLOCK_BASE
config ROMSTAGE_BASE
hex
- default 0x4002c000
+ default 0x40025000
config SYS_SDRAM_BASE
hex