summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorTristan Shieh <tristan.shieh@mediatek.com>2019-04-23 14:09:52 +0800
committerPatrick Georgi <pgeorgi@google.com>2019-04-24 10:22:12 +0000
commitdcb2eef582960095ead8c6ba6cb6d3f3c03f6c94 (patch)
tree23fd72c0b2e22a6e47ec1e841682f4c025e62945 /src/soc
parent9f3aa702a9a7b6fe3bd1d03a1c5f8cfca2f51177 (diff)
downloadcoreboot-dcb2eef582960095ead8c6ba6cb6d3f3c03f6c94.tar.xz
mediatek/mt8183: Set processor voltage to 1.05v
The maximum CPU frequency is 1417MHz with current processor voltage (0.8v). Set processor voltage to 1.05v for higher CPU frequency. BUG=b:80501386 BRANCH=none Test=Boots correctly on Kukui Change-Id: I24ecdac2c85d3f012d9235449c0d727d727dc185 Signed-off-by: Tristan Shieh <tristan.shieh@mediatek.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32396 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: You-Cheng Syu <youcheng@google.com> Reviewed-by: Hung-Te Lin <hungte@chromium.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/mediatek/mt8183/mt6358.c4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/soc/mediatek/mt8183/mt6358.c b/src/soc/mediatek/mt8183/mt6358.c
index 580327183c..8162e3aaf1 100644
--- a/src/soc/mediatek/mt8183/mt6358.c
+++ b/src/soc/mediatek/mt8183/mt6358.c
@@ -493,6 +493,10 @@ static struct pmic_setting init_setting[] = {
/* [2:1]: RG_LDO_VSRAM_PROC12_TRACK_ON_CTRL */
/* [2:2]: RG_LDO_VSRAM_PROC12_TRACK_VPROC12_ON_CTRL */
{0x1B6C, 0x6, 0x6, 0},
+
+ /* Vproc11/Vproc12 to 1.05V */
+ {0x13a6, 0x58, 0x7F, 0},
+ {0x140a, 0x58, 0x7F, 0},
};
static struct pmic_setting lp_setting[] = {