summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorFabian Kunkel <fabi@adv.bruhnspace.com>2016-07-07 15:15:18 +0200
committerMartin Roth <martinroth@google.com>2016-08-02 18:57:36 +0200
commit145796e171fdba246bb7a224f33dc050a16f0a30 (patch)
treee53f3a8663a00a532a398dfb22816a90289237ac /src/soc
parentae39fc45a8577ea0dab093a7aefcc336ecae88ea (diff)
downloadcoreboot-145796e171fdba246bb7a224f33dc050a16f0a30.tar.xz
superio/fintek/f81866d: Add support for UART 3/4
Pins for UART 3/4 are by default GPIO pins. This patch sets the pins in UART mode. Since UART 1/3 and 2/4 share the same interrupt line, the patch needs to enable also shared interrupts. Datasheet: Name: F81866D/A-I, Release Date: Jan 2012, Version: V0.12P Link: http://www.alldatasheet.com/datasheet-pdf/pdf/459085/FINTEK/F81866AD-I.html Change-Id: Ief5d70c8b25a2fb6cd787c45a52410e20b0eaf2e Signed-off-by: Fabian Kunkel <fabi@adv.bruhnspace.com> Reviewed-on: https://review.coreboot.org/15564 Tested-by: build bot (Jenkins) Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
Diffstat (limited to 'src/soc')
0 files changed, 0 insertions, 0 deletions