summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-05-20 19:04:09 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-23 08:58:33 +0000
commit0e0c7a3dd8f93b50d4ff494639b5e2ff45ffaeaa (patch)
treef1f68679cf8be56a488f3da95416c43b8ad76388 /src/soc
parent83339ab3ebcf1e0b8e4cbcd44c13d93049e161b6 (diff)
downloadcoreboot-0e0c7a3dd8f93b50d4ff494639b5e2ff45ffaeaa.tar.xz
soc/intel/fsp_baytrail/romstage: Remove variable set but not used
Change-Id: Ic04cb7c51862bea4d01f853ee2c88cc03c414e35 Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32899 Reviewed-by: Patrick Georgi <pgeorgi@google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/fsp_baytrail/romstage/romstage.c3
1 files changed, 1 insertions, 2 deletions
diff --git a/src/soc/intel/fsp_baytrail/romstage/romstage.c b/src/soc/intel/fsp_baytrail/romstage/romstage.c
index 030b5dfeed..52f4dc9d63 100644
--- a/src/soc/intel/fsp_baytrail/romstage/romstage.c
+++ b/src/soc/intel/fsp_baytrail/romstage/romstage.c
@@ -218,7 +218,6 @@ void main(FSP_INFO_HEADER *fsp_info_header)
*/
void romstage_main_continue(EFI_STATUS status, void *hob_list_ptr)
{
- int cbmem_was_initted;
void *cbmem_hob_ptr;
uint32_t prev_sleep_state;
@@ -245,7 +244,7 @@ void romstage_main_continue(EFI_STATUS status, void *hob_list_ptr)
late_mainboard_romstage_entry();
post_code(0x4c);
- cbmem_was_initted = !cbmem_recovery(prev_sleep_state == ACPI_S3);
+ cbmem_recovery(prev_sleep_state == ACPI_S3);
/* Save the HOB pointer in CBMEM to be used in ramstage*/
cbmem_hob_ptr = cbmem_add(CBMEM_ID_HOB_POINTER, sizeof(*hob_list_ptr));