summaryrefslogtreecommitdiff
path: root/src/soc
diff options
context:
space:
mode:
authorElyes HAOUAS <ehaouas@noos.fr>2019-05-09 21:06:19 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-05-13 09:13:29 +0000
commitcb6f6a10b3223dce446a1ce8e01cba0357b55b91 (patch)
tree0740b4a31b171cccdd1d89cfb8ac2e2a7eb22c66 /src/soc
parent9d6f6459080e6ca1f82fabd7e05ada506c58204d (diff)
downloadcoreboot-cb6f6a10b3223dce446a1ce8e01cba0357b55b91.tar.xz
soc/intel/braswell: Remove unused include <timestamp.h>
Change-Id: Ied645a583f78bc47c8358240acd639132fd499db Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32711 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: David Hendricks <david.hendricks@gmail.com> Reviewed-by: Sumeet R Pawnikar <sumeet.r.pawnikar@intel.com>
Diffstat (limited to 'src/soc')
-rw-r--r--src/soc/intel/braswell/romstage/romstage.c1
1 files changed, 0 insertions, 1 deletions
diff --git a/src/soc/intel/braswell/romstage/romstage.c b/src/soc/intel/braswell/romstage/romstage.c
index 342b05cf50..22b0df2a8b 100644
--- a/src/soc/intel/braswell/romstage/romstage.c
+++ b/src/soc/intel/braswell/romstage/romstage.c
@@ -29,7 +29,6 @@
#include <elog.h>
#include <mrc_cache.h>
#include <string.h>
-#include <timestamp.h>
#include <vendorcode/google/chromeos/chromeos.h>
#include <fsp/util.h>
#include <soc/gpio.h>