diff options
author | Zheng Bao <fishbaozi@gmail.com> | 2012-12-14 15:58:15 +0800 |
---|---|---|
committer | Marc Jones <marcj303@gmail.com> | 2012-12-28 21:16:42 +0100 |
commit | b01097e0fe03b7dc81eadd898ff380b57f291852 (patch) | |
tree | 333c446ea37ebb98f73b01cd2bced56119530e46 /src/southbridge/amd/agesa/hudson/Makefile.inc | |
parent | ceb82da99f9b9bc0629b6e3689dd19c988f4cd0b (diff) | |
download | coreboot-b01097e0fe03b7dc81eadd898ff380b57f291852.tar.xz |
USBDEBUG: Enable the EHCI in AMD Southbridge
Since SB800, USB2.0 debug port is dev 0x12, func 2.
Change-Id: Ie0e33cb2f0833b0baeef81323e1a0634242fbe55
Signed-off-by: Zheng Bao <zheng.bao@amd.com>
Signed-off-by: zbao <fishbaozi@gmail.com>
Reviewed-on: http://review.coreboot.org/1880
Tested-by: build bot (Jenkins)
Reviewed-by: Dave Frodin <dave.frodin@se-eng.com>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Reviewed-by: Anton Kochkov <anton.kochkov@gmail.com>
Reviewed-by: Marc Jones <marcj303@gmail.com>
Diffstat (limited to 'src/southbridge/amd/agesa/hudson/Makefile.inc')
-rw-r--r-- | src/southbridge/amd/agesa/hudson/Makefile.inc | 3 |
1 files changed, 2 insertions, 1 deletions
diff --git a/src/southbridge/amd/agesa/hudson/Makefile.inc b/src/southbridge/amd/agesa/hudson/Makefile.inc index 0d4b73929b..c9a1731a65 100644 --- a/src/southbridge/amd/agesa/hudson/Makefile.inc +++ b/src/southbridge/amd/agesa/hudson/Makefile.inc @@ -9,7 +9,8 @@ ramstage-y += pci.c ramstage-y += pcie.c ramstage-$(CONFIG_GENERATE_ACPI_TABLES) += fadt.c ramstage-y += reset.c -romstage-y += enable_usbdebug.c +romstage-$(CONFIG_USBDEBUG) += enable_usbdebug.c +ramstage-$(CONFIG_USBDEBUG) += enable_usbdebug.c romstage-y += early_setup.c ramstage-$(CONFIG_HAVE_ACPI_RESUME) += spi.c |