diff options
author | Dave Frodin <dave.frodin@se-eng.com> | 2013-05-31 08:15:57 -0600 |
---|---|---|
committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2013-06-13 22:57:21 +0200 |
commit | ea90963666af1ba49d524c46c9d3257f9438e6c4 (patch) | |
tree | 64a4749bb6fcfe01f556136aeced5537f83e124c /src/southbridge/amd/agesa/hudson/hudson.c | |
parent | 9029265cf5d835f2b87fe7e25124706b59df9394 (diff) | |
download | coreboot-ea90963666af1ba49d524c46c9d3257f9438e6c4.tar.xz |
AMD Hudson: Add support for the SD controller
This patch provides the correct SD controller timings for
the Family16 device. It also will remove the SD controller
from PCI space when device 0:14.7 is set to off in devicetree.
This was tested on a AMD Parmer board and a AMD G-series SOC
reference board. The settings were found in the AMD
Hudson2 RRG and family16 BKGD.
Change-Id: I6d7e7997ddc39802ab75dc8a211ed29f028c0471
Signed-off-by: Dave Frodin <dave.frodin@se-eng.com>
Reviewed-on: http://review.coreboot.org/3348
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/southbridge/amd/agesa/hudson/hudson.c')
-rw-r--r-- | src/southbridge/amd/agesa/hudson/hudson.c | 30 |
1 files changed, 30 insertions, 0 deletions
diff --git a/src/southbridge/amd/agesa/hudson/hudson.c b/src/southbridge/amd/agesa/hudson/hudson.c index 84013d1d62..e4cbc07342 100644 --- a/src/southbridge/amd/agesa/hudson/hudson.c +++ b/src/southbridge/amd/agesa/hudson/hudson.c @@ -100,6 +100,36 @@ u8 pm2_ioread(u8 reg) void hudson_enable(device_t dev) { printk(BIOS_DEBUG, "hudson_enable()\n"); + switch (dev->path.pci.devfn) { + case (0x14 << 3) | 7: /* 0:14.7 SD */ + if (dev->enabled == 0) { + // read the VENDEV ID + device_t sd_dev = dev_find_slot( 0, PCI_DEVFN( 0x14, 7)); + u32 sd_device_id = pci_read_config32( sd_dev, 0) >> 16; + /* turn off the SDHC controller in the PM reg */ + u8 sd_tmp; + if (sd_device_id == PCI_DEVICE_ID_AMD_HUDSON_SD) { + outb(0xE7, PM_INDEX); + sd_tmp = inb(PM_DATA); + sd_tmp &= ~(1 << 0); + outb(sd_tmp, PM_DATA); + } + else if (sd_device_id == PCI_DEVICE_ID_AMD_YANGTZE_SD) { + outb(0xE8, PM_INDEX); + sd_tmp = inb(PM_DATA); + sd_tmp &= ~(1 << 0); + outb(sd_tmp, PM_DATA); + } + /* remove device 0:14.7 from PCI space */ + outb(0xD3, PM_INDEX); + sd_tmp = inb(PM_DATA); + sd_tmp &= ~(1 << 6); + outb(sd_tmp, PM_DATA); + } + break; + default: + break; + } } struct cbmem_entry *get_cbmem_toc(void) |