summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/agesa
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2019-12-13 18:11:05 +0200
committerPatrick Georgi <pgeorgi@google.com>2019-12-16 09:47:56 +0000
commit9db39879a8b45558db267614dc42eb6bf3d8fd58 (patch)
tree9e4e8b88f7d3e630fc0935469ac8811257859f2b /src/southbridge/amd/agesa
parent41956b574212224127ba393f6e65be88de6f3f21 (diff)
downloadcoreboot-9db39879a8b45558db267614dc42eb6bf3d8fd58.tar.xz
soc/amd,{agesa,pi}/hudson: Have do_board_reset in all stages
Change-Id: I38a721c359ab7761c5a3ea79da0c159fd7f58970 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37711 Reviewed-by: Mike Banon <mikebdp2@gmail.com> Reviewed-by: Marshall Dawson <marshalldawson3rd@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Diffstat (limited to 'src/southbridge/amd/agesa')
-rw-r--r--src/southbridge/amd/agesa/hudson/Makefile.inc3
1 files changed, 2 insertions, 1 deletions
diff --git a/src/southbridge/amd/agesa/hudson/Makefile.inc b/src/southbridge/amd/agesa/hudson/Makefile.inc
index 5c921280f7..be4ea26bee 100644
--- a/src/southbridge/amd/agesa/hudson/Makefile.inc
+++ b/src/southbridge/amd/agesa/hudson/Makefile.inc
@@ -15,7 +15,6 @@ ramstage-y += pcie.c
ramstage-y += sd.c
ramstage-$(CONFIG_HAVE_ACPI_TABLES) += fadt.c
-ramstage-y += reset.c
ifneq ($(CONFIG_ROMCC_BOOTBLOCK),y)
bootblock-y += bootblock.c
@@ -36,6 +35,8 @@ postcar-y += ramtop.c
romstage-y += imc.c
ramstage-y += imc.c
+all-y += reset.c
+
smm-y += smihandler.c smi_util.c
ramstage-$(CONFIG_HAVE_SMI_HANDLER) += smi.c smi_util.c