summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cimx/sb800/cfg.h
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2015-02-07 11:20:54 +0200
committerKyösti Mälkki <kyosti.malkki@gmail.com>2015-02-14 22:37:44 +0100
commit41cd047cd25b5fbb02da3e37b9dc2ca6ca90e34e (patch)
tree320b9f4dc6a7b6d2741f83113ac054a64a279c7e /src/southbridge/amd/cimx/sb800/cfg.h
parent8dba709a064c9a88d20942cbd1d7191f99baf2f8 (diff)
downloadcoreboot-41cd047cd25b5fbb02da3e37b9dc2ca6ca90e34e.tar.xz
AMD cimx/sb800: Move cimx init for ramstage
This has nothing to do with SATA controller. We only need to fill the table with defaults before we parse devicetree for changes to device configuration. Change-Id: Ic4b28b5992ec9bfdf252f61b1c86b0162243cc95 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/8386 Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Reviewed-by: Dave Frodin <dave.frodin@se-eng.com> Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Diffstat (limited to 'src/southbridge/amd/cimx/sb800/cfg.h')
-rw-r--r--src/southbridge/amd/cimx/sb800/cfg.h12
1 files changed, 0 insertions, 12 deletions
diff --git a/src/southbridge/amd/cimx/sb800/cfg.h b/src/southbridge/amd/cimx/sb800/cfg.h
index f6a3ab0470..385333fae7 100644
--- a/src/southbridge/amd/cimx/sb800/cfg.h
+++ b/src/southbridge/amd/cimx/sb800/cfg.h
@@ -29,16 +29,4 @@
*/
void sb800_cimx_config(AMDSBCFG *sb_cfg);
-/**
- * @brief Entry point of Southbridge CIMx callout
- *
- * prototype UINT32 (*SBCIM_HOOK_ENTRY)(UINT32 Param1, UINT32 Param2, void* pConfig)
- *
- * @param[in] func Southbridge CIMx Function ID.
- * @param[in] data Southbridge Input Data.
- * @param[in] config Southbridge configuration structure pointer.
- *
- */
-u32 sb800_callout_entry(u32 func, u32 data, void* config);
-
#endif