summaryrefslogtreecommitdiff
path: root/src/southbridge/amd/cs5536/chip.h
diff options
context:
space:
mode:
authorKyösti Mälkki <kyosti.malkki@gmail.com>2012-08-21 11:37:11 +0300
committerAnton Kochkov <anton.kochkov@gmail.com>2012-08-22 05:06:41 +0200
commitfee73df07ac0d17f319486f977585c7945e0d069 (patch)
tree001bb70616c06ef24c267ac257dccc498eac227c /src/southbridge/amd/cs5536/chip.h
parent0d5d70b79a3824bfa46a7035d901cb0e7672e3fe (diff)
downloadcoreboot-fee73df07ac0d17f319486f977585c7945e0d069.tar.xz
Auto-declare chip_operations
The name is derived directly from the device path. Change-Id: If2053d14f0e38a5ee0159b47a66d45ff3dff649a Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/1471 Tested-by: build bot (Jenkins) Reviewed-by: Patrick Georgi <patrick@georgi-clan.de> Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> Reviewed-by: Anton Kochkov <anton.kochkov@gmail.com>
Diffstat (limited to 'src/southbridge/amd/cs5536/chip.h')
-rw-r--r--src/southbridge/amd/cs5536/chip.h2
1 files changed, 0 insertions, 2 deletions
diff --git a/src/southbridge/amd/cs5536/chip.h b/src/southbridge/amd/cs5536/chip.h
index ad9e736dec..69deadc70b 100644
--- a/src/southbridge/amd/cs5536/chip.h
+++ b/src/southbridge/amd/cs5536/chip.h
@@ -23,8 +23,6 @@
#define MAX_UNWANTED_VPCI 8 /* increase if needed */
-extern struct chip_operations southbridge_amd_cs5536_ops;
-
struct southbridge_amd_cs5536_config {
unsigned int lpc_serirq_enable; /* interrupt enables for LPC bus; each bit is an irq 0-15 */
unsigned int lpc_serirq_polarity; /* LPC IRQ polarity; each bit is an irq 0-15 */