summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/Makefile.inc
diff options
context:
space:
mode:
authorMartin Roth <gaumless@gmail.com>2014-05-21 14:21:22 -0600
committerMartin Roth <gaumless@gmail.com>2014-07-30 19:00:44 +0200
commit829c41da6cd9d8e9c9244c8c9ea2b181ea5ab930 (patch)
treee4923fcc360b33e7f441031df55db731119fa508 /src/southbridge/intel/Makefile.inc
parent2963ae7fd49c7086ca9c4231f00a94e2f8a33080 (diff)
downloadcoreboot-829c41da6cd9d8e9c9244c8c9ea2b181ea5ab930.tar.xz
southbridge/intel: Add fsp_rangeley support
This adds the southbridge initialization pieces for Intel's Atom C2000 processor (formerly Rangeley). It is intended to be used with the Intel Atom C2000 FSP and does not contain all of the pieces that would otherwise be required for initialization. Change-Id: I416e85bd6e9c9dcf79f97785074135902fdd18b7 Signed-off-by: Martin Roth <gaumless@gmail.com> Reviewed-on: http://review.coreboot.org/6370 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/southbridge/intel/Makefile.inc')
-rw-r--r--src/southbridge/intel/Makefile.inc1
1 files changed, 1 insertions, 0 deletions
diff --git a/src/southbridge/intel/Makefile.inc b/src/southbridge/intel/Makefile.inc
index d9733f58cd..ef1ee9e9b9 100644
--- a/src/southbridge/intel/Makefile.inc
+++ b/src/southbridge/intel/Makefile.inc
@@ -17,3 +17,4 @@ subdirs-$(CONFIG_SOUTHBRIDGE_INTEL_C216) += bd82x6x
subdirs-$(CONFIG_SOUTHBRIDGE_INTEL_IBEXPEAK) += ibexpeak
subdirs-$(CONFIG_SOUTHBRIDGE_INTEL_LYNXPOINT) += lynxpoint
subdirs-$(CONFIG_SOUTHBRIDGE_INTEL_FSP_BD82X6X) += fsp_bd82x6x
+subdirs-$(CONFIG_SOUTHBRIDGE_INTEL_FSP_RANGELEY) += fsp_rangeley