summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/gpio.h
diff options
context:
space:
mode:
authorVladimir Serbinenko <phcoder@gmail.com>2014-10-19 02:50:45 +0200
committerVladimir Serbinenko <phcoder@gmail.com>2014-10-24 09:14:46 +0200
commitfa1d688a787971bffd16c90b5a98bfc43b5cee2e (patch)
treeb2f04d77c28197b956bc26c96cc04c572e5c91da /src/southbridge/intel/bd82x6x/gpio.h
parentb640fd39062194819cfb0ed4ff40b75fc383cac6 (diff)
downloadcoreboot-fa1d688a787971bffd16c90b5a98bfc43b5cee2e.tar.xz
sandy/ivy native: dedup romstage.c main()
Change-Id: I9909a5b2bdb4b59219db6304fa4332802fe0301c Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com> Reviewed-on: http://review.coreboot.org/7127 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <eocallaghan@alterapraxis.com>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/gpio.h')
-rw-r--r--src/southbridge/intel/bd82x6x/gpio.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/src/southbridge/intel/bd82x6x/gpio.h b/src/southbridge/intel/bd82x6x/gpio.h
index 44e808aaf1..6a646cca04 100644
--- a/src/southbridge/intel/bd82x6x/gpio.h
+++ b/src/southbridge/intel/bd82x6x/gpio.h
@@ -20,6 +20,8 @@
#ifndef INTEL_BD82X6X_GPIO_H
#define INTEL_BD82X6X_GPIO_H
+#include <stdint.h>
+
#define GPIO_MODE_NATIVE 0
#define GPIO_MODE_GPIO 1
#define GPIO_MODE_NONE 1
@@ -147,6 +149,8 @@ struct pch_gpio_map {
} set3;
};
+extern const struct pch_gpio_map mainboard_gpio_map;
+
/* Configure GPIOs with mainboard provided settings */
void setup_pch_gpios(const struct pch_gpio_map *gpio);