summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/pch.c
diff options
context:
space:
mode:
authorAntonello Dettori <dev@dettori.io>2016-09-02 09:14:39 +0200
committerMartin Roth <martinroth@google.com>2016-09-04 05:47:24 +0200
commitdac8240c2e008598395de6a3c80a4fd5d2eaf9f9 (patch)
treea02341d3c3d4eef95301007bc24d4929091e7a5f /src/southbridge/intel/bd82x6x/pch.c
parent0604106438b00618ed90963024a0c657f5cd5664 (diff)
downloadcoreboot-dac8240c2e008598395de6a3c80a4fd5d2eaf9f9.tar.xz
southbridge/intel/bd82x6x: transition away from device_t
Replace the use of the old device_t definition inside southbridge/intel/bd82x6x. The patch has been tested both with the arch/io.h definition of device_t enabled and disabled in order to ensure compatibility while the transaction takes place. Change-Id: I7166bfab7904f80b745855d3bbcfb910cbc89f56 Signed-off-by: Antonello Dettori <dev@dettori.io> Reviewed-on: https://review.coreboot.org/16407 Tested-by: build bot (Jenkins) Reviewed-by: Martin Roth <martinroth@google.com>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/pch.c')
-rw-r--r--src/southbridge/intel/bd82x6x/pch.c10
1 files changed, 6 insertions, 4 deletions
diff --git a/src/southbridge/intel/bd82x6x/pch.c b/src/southbridge/intel/bd82x6x/pch.c
index 974abb1368..51fdd2e76d 100644
--- a/src/southbridge/intel/bd82x6x/pch.c
+++ b/src/southbridge/intel/bd82x6x/pch.c
@@ -30,11 +30,12 @@
int pch_silicon_revision(void)
{
static int pch_revision_id = -1;
- device_t dev;
-#ifdef __SMM__
+#ifdef __SIMPLE_DEVICE__
+ pci_devfn_t dev;
dev = PCI_DEV(0, 0x1f, 0);
#else
+ device_t dev;
dev = dev_find_slot(0, PCI_DEVFN(0x1f, 0));
#endif
@@ -46,11 +47,12 @@ int pch_silicon_revision(void)
int pch_silicon_type(void)
{
static int pch_type = -1;
- device_t dev;
-#ifdef __SMM__
+#ifdef __SIMPLE_DEVICE__
+ pci_devfn_t dev;
dev = PCI_DEV(0, 0x1f, 0);
#else
+ device_t dev;
dev = dev_find_slot(0, PCI_DEVFN(0x1f, 0));
#endif