summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/pch.h
diff options
context:
space:
mode:
authorPatrick Rudolph <patrick.rudolph@9elements.com>2019-03-26 18:22:36 +0100
committerPatrick Georgi <pgeorgi@google.com>2019-05-16 20:23:49 +0000
commit6aca7e6bec07c583de18752aa7a8639b64e9bd93 (patch)
tree3758beb13b282a8b6c8553c32776b452ae286ada /src/southbridge/intel/bd82x6x/pch.h
parenta1e9eefa402a9ec3a008e9d0d4b3041274b8d0b7 (diff)
downloadcoreboot-6aca7e6bec07c583de18752aa7a8639b64e9bd93.tar.xz
nb/intel/sandybridge: Move DMI init code
Move the DMI initialization code to northbridge folder. Leave southbridge specific settings in bd82x6x folder and call it from northbridge code. Tested on Lenovo T520 (Intel Sandy Bridge). Still boots to OS, no errors visible in dmesg. Change-Id: Ib0b47391f3309f9ab0c3a3a8d525f38f8cca73c0 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/32073 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Patrick Georgi <pgeorgi@google.com>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/pch.h')
-rw-r--r--src/southbridge/intel/bd82x6x/pch.h2
1 files changed, 2 insertions, 0 deletions
diff --git a/src/southbridge/intel/bd82x6x/pch.h b/src/southbridge/intel/bd82x6x/pch.h
index fb8238ad4f..faa6822bf2 100644
--- a/src/southbridge/intel/bd82x6x/pch.h
+++ b/src/southbridge/intel/bd82x6x/pch.h
@@ -77,6 +77,8 @@ void southbridge_rcba_config(void);
void mainboard_rcba_config(void);
void early_pch_init_native(void);
void early_pch_init(void);
+void early_pch_init_native_dmi_pre(void);
+void early_pch_init_native_dmi_post(void);
struct southbridge_usb_port
{