summaryrefslogtreecommitdiff
path: root/src/southbridge/intel/bd82x6x/usb_xhci.c
diff options
context:
space:
mode:
authorNicolas Reinecke <nr@das-labor.org>2015-04-16 23:25:00 +0200
committerEdward O'Callaghan <edward.ocallaghan@koparo.com>2015-04-20 23:50:38 +0200
commit59aef5c79e7ae85854a88db4803334617d7b83fd (patch)
treeb0a00b163b009e0772b03003bf287ab62e3ffbee /src/southbridge/intel/bd82x6x/usb_xhci.c
parentf21b657f27965beacd2a3134aafbf66d4db60930 (diff)
downloadcoreboot-59aef5c79e7ae85854a88db4803334617d7b83fd.tar.xz
southbrige/intel/bd82x6x: add XHCI overcurrent map config
Change-Id: I9a40e5a1028c7674e6dd54742e6646ba48ce7696 Signed-off-by: Nicolas Reinecke <nr@das-labor.org> Reviewed-on: http://review.coreboot.org/9449 Tested-by: build bot (Jenkins) Reviewed-by: Edward O'Callaghan <edward.ocallaghan@koparo.com> Reviewed-by: Aaron Durbin <adurbin@chromium.org>
Diffstat (limited to 'src/southbridge/intel/bd82x6x/usb_xhci.c')
-rw-r--r--src/southbridge/intel/bd82x6x/usb_xhci.c3
1 files changed, 3 insertions, 0 deletions
diff --git a/src/southbridge/intel/bd82x6x/usb_xhci.c b/src/southbridge/intel/bd82x6x/usb_xhci.c
index 3e6ce6b341..639d640d3d 100644
--- a/src/southbridge/intel/bd82x6x/usb_xhci.c
+++ b/src/southbridge/intel/bd82x6x/usb_xhci.c
@@ -33,6 +33,9 @@ static void usb_xhci_init(struct device *dev)
printk(BIOS_DEBUG, "XHCI: Setting up controller.. ");
+ if (config->xhci_overcurrent_mapping)
+ pci_write_config32(dev, XOCM, config->xhci_overcurrent_mapping);
+
/* lock overcurrent map */
reg32 = pci_read_config32(dev, 0x44);
reg32 |= 1;