diff options
author | Vladimir Serbinenko <phcoder@gmail.com> | 2014-10-05 11:07:33 +0200 |
---|---|---|
committer | Vladimir Serbinenko <phcoder@gmail.com> | 2014-10-10 08:55:26 +0200 |
commit | 7309c64d483abb4bf4ebe12901109320d88124ba (patch) | |
tree | 5c34d8f79be13b8bd6ccd75c7b188c306401387b /src/southbridge/intel/bd82x6x | |
parent | 60fccdc3d2ab5a3b0265f1a411d02b8504407e1c (diff) | |
download | coreboot-7309c64d483abb4bf4ebe12901109320d88124ba.tar.xz |
bd82x6x, ibexpeak, lynxpoint: Ensure 0-filling of uninited GNVS vars.
Change-Id: I672c3ca9e7f30a21330cf1920a25b1ab38b3f282
Signed-off-by: Vladimir Serbinenko <phcoder@gmail.com>
Reviewed-on: http://review.coreboot.org/7015
Tested-by: build bot (Jenkins)
Reviewed-by: Aaron Durbin <adurbin@google.com>
Diffstat (limited to 'src/southbridge/intel/bd82x6x')
-rw-r--r-- | src/southbridge/intel/bd82x6x/lpc.c | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/src/southbridge/intel/bd82x6x/lpc.c b/src/southbridge/intel/bd82x6x/lpc.c index fa05d54097..a1c7c2a289 100644 --- a/src/southbridge/intel/bd82x6x/lpc.c +++ b/src/southbridge/intel/bd82x6x/lpc.c @@ -33,6 +33,7 @@ #include <arch/acpigen.h> #include <drivers/intel/gma/i915.h> #include <cbmem.h> +#include <string.h> #include "pch.h" #include "nvs.h" @@ -680,6 +681,9 @@ static unsigned long southbridge_fill_ssdt(unsigned long current, const char *oe if (gnvs) { int scopelen; + + memset(gnvs, 0, sizeof (*gnvs)); + acpi_create_gnvs(gnvs); /* IGD OpRegion Base Address */ gnvs->aslb = (u32)opregion; |