diff options
| author | Keith Hui <buurin@gmail.com> | 2017-11-14 18:48:34 -0500 |
|---|---|---|
| committer | Stefan Reinauer <stefan.reinauer@coreboot.org> | 2017-12-07 19:20:26 +0000 |
| commit | 97041de909b5468c1a62afd5e38bf59c6b5c7881 (patch) | |
| tree | e6cec725afc6f11919e50c38ee689786e5dd96f8 /src/southbridge/intel/common | |
| parent | 9d0aa99c5ef1ffb4458f6a3070444cf8bf572ccd (diff) | |
| download | coreboot-97041de909b5468c1a62afd5e38bf59c6b5c7881.tar.xz | |
sb/intel/i82371eb: Rework ACPI tables
Rework ACPI tables based on a mix of previous work on asus/p2b,
other boards in tree with better ACPI support, and OEM BIOS.
To be pulled in by DSDTs of mainboards using this southbridge.
Disable on-the-fly generation of mainboard _CRS node. It is not working
as it should and causes runtime errors when booting Linux. This node
to be included in mainboard DSDTs in followup patches.
Change-Id: Idda424de7859a36e4cac168d5469f9365a6ad421
Signed-off-by: Keith Hui <buurin@gmail.com>
Reviewed-on: https://review.coreboot.org/21671
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
Diffstat (limited to 'src/southbridge/intel/common')
0 files changed, 0 insertions, 0 deletions